Test compaction technique for built-in self-test in VLSI circuits.

Description
Title: Test compaction technique for built-in self-test in VLSI circuits.
Authors: Ho, Thanh Huong.
Date: 1994
Abstract: In recent years, many test output data compression techniques have been introduced, which reduce the storage requirements of reference signatures for the circuit under test. A major problem, however, is that the compression always results in loss of error coverage. This work proposes a space compression technique for digital circuits with the objective of minimizing the storage for the circuits under test while maintaining the fault coverage information. The technique introduced is called a Modified Dynamic Space Compression method. For a circuit under test, a compaction tree is generated based on its structure. The detectable error probability was calculated by using the Boolean Difference Method. The output data modification was employed to minimize the number of faulty output data patterns which have the same compressed form as the fault free patterns. The compressed outputs were then fed into a syndrome counter to derive the signature for the circuit. A design program is written in C language and executed on PC which combines the space compression, output data modification, and faults testing. Simulations were performed on known combinational circuits and the results indicate that the loss in fault coverage caused by compression is rather small.
URL: http://hdl.handle.net/10393/6460
http://dx.doi.org/10.20381/ruor-11286
CollectionTh├Ęses, 1910 - 2010 // Theses, 1910 - 2010
Files
MM07895.PDF1.43 MBAdobe PDFOpen