

CANADIAN THESES ON MICROFICHE

THÈSES CANADIENNES SUR MICROFICHE



National Library of Canada
Collections Development Branch

Canadian Theses on
Microfiche Service

Ottawa, Canada
K1A 0N4

Bibliothèque nationale du Canada
Direction du développement des collections

Service des thèses canadiennes
sur microfiche

NOTICE

The quality of this microfiche is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us an inferior photocopy.

Previously copyrighted materials (journal articles, published tests, etc.) are not filmed.

Reproduction in full or in part of this film is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30. Please read the authorization forms which accompany this thesis.

THIS DISSERTATION
HAS BEEN MICROFILMED
EXACTLY AS RECEIVED

AVIS

La qualité de cette microfiche dépend grandement de la qualité de la thèse soumise au microfilmage. Nous avons tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer avec l'université qui a conféré le grade.

La qualité d'impression de certaines pages peut laisser à désirer, surtout si les pages originales ont été dactylographiées à l'aide d'un ruban usé ou si l'université nous a fait parvenir une photocopie de qualité inférieure.

Les documents qui font déjà l'objet d'un droit d'auteur (articles de revue, examens publiés, etc.) ne sont pas microfilmés.

La reproduction, même partielle, de ce microfilm est soumise à la Loi canadienne sur le droit d'auteur, SRC 1970, c. C-30. Veuillez prendre connaissance des formules d'autorisation qui accompagnent cette thèse.

LA THÈSE A ÉTÉ
MICROFILMÉE TELLE QUE
NOUS L'AVONS REÇUE

Canada

THE INTEGRATION OF CONTROL STRUCTURES
IN MACHINE ARCHITECTURES

by

Luc A. Lepine

A thesis presented to the School of Graduate Studies and Research
of the University of Ottawa
in partial fulfillment of the requirements for the degree
of Master in Computer Science
in the Department of Computer Science





UNIVERSITÉ D'OTTAWA
UNIVERSITY OF OTTAWA

ACKNOWLEDGEMENTS

I wish to thank Peter Hickey for the technical assistance he provided, Dr. Robert Probert, Dr. Stan Matwin and Dr. Jacques Raymond for the useful suggestions they provided when reviewing this paper.

ABSTRACT

This thesis attempts to describe the development and installation of machine instructions which implement the following control structures:

1. If-Then-Else
2. While-Do
3. Repeat-Until

The description includes the syntax, function, restrictions, implementation and use of the new instructions in their chosen environments. The environments are an old but still commonly used machine architecture and a more recently developed pseudo machine architecture for a popular programming language.

CONTENTS

ACKNOWLEDGEMENTS iii

ABSTRACT iv

<u>Chapter</u>	<u>page</u>
I. INTRODUCTION	1
II. HISTORY AND DESIGN	4
A Definition of a Control Structure	5
A Brief History of Control Structures	5
Properties and Traits	7
The If-Then-Else structure	8
The While-Do structure	9
The Repeat-Until structure	9
Design	10
III. IMPLEMENTATIONS	16
Implementation on the PERQ	17
The New Instructions	19
Opcodes	22
Compilation and Usage	26
Decompilation	26
Altered Routines	27
Altered Control Block(s)	28
Interrupts	28
Examples and Testing	30
Implementation on the AMDAHL	31
The New Instructions	32
Opcodes	34
Compilation and Usage	38
Decompilation	38
Altered Control Block(s)	39
Altered Routines	40
Interrupts	41
Examples and Testing	42
Observations	42
IV. CONCLUSIONS	45

<u>Appendix</u>	<u>page</u>
A. QCODE DEFINITIONS	50
B. PERQ MICROCODE SOURCE	59
C. INSTRUCTION TEST SAMPLE	107
D. AMDAHL INSTRUCTION EMULATING ROUTINE	139
E. TEST PROGRAMS FOR AMDAHL V7A	149
F. DISASSEMBLED I.B.M. OBJECT CODE	160
BIBLIOGRAPHY	163

Chapter I

INTRODUCTION

Control structures have had many forms. The earliest form of control structures used the GOTO or simple branch instruction. Although it has many forms (i.e. in FORTRAN the computed, assigned and unconditional GOTO statements) it has been utilised to give structure to the execution of programs. These instructions are used explicitly, and are generated by pre-processors and compilers to implement more sophisticated control structures, such as If-Then-Else and Case. A major problem with this implementation of a control structure is that programs relying heavily on this type of instruction tend to be cryptic and unreadable[5], requiring a lot of effort, even on the author's part, to determine what had actually been done.

The development of the If-Then-Else, While-Do and Repeat-Until control structures followed a trend towards the use of more general, understandable and expressive control structures. Their use in Algol-60[8], PL360[14], Pascal[13] and more recently developed languages such as Modula-2[12] and their use in various assembler languages in the form of macros, as in Hibal[11] and Macros[10], show the versatility and general acceptance of these particular control structures.

Other control structures have been designed and are being designed. The trend is towards allowing a simple implementation of some basic programming mechanisms. The result has been the development of such control structures as the CASE statement and the If-Then-ElseIF ... Else End, although the latter is more of a syntactic solution to the problem of heavily nested IF statements. The Case statement has been implemented as an instruction in certain machine environments, such as P-code. However, the basic structures have not yet been implemented in many architectures. The implementation of the more generally recognised control structures using branch instructions still leaves some aspects of control structures relatively untouched by machine architecture. This thesis attempts to describe the implementation of machine instructions for the three most prominent control structures, If-Then-Else, While-Do and Repeat-Until.

It has been found by Mills[21] that these control structures have limitations as to the class of problems they can be used in. This has led to the development of other, more general control structures. The paper by Parnas[16] has shown one such control structure. Among its benefits is the apparent removal of the need for temporary variables used in the performance of the control structure and the ability to express non-deterministic algorithms.

The intent of this research has been to:

1. Move the control structures If-Then-Else, While-Do and Repeat-Until into two existing machine architectures. The I.B.M. System/370 and the PERQ Systems PERQ machine which runs an operating system using Pascal, which uses a P-Code based architecture.
2. To determine if they add any legibility to program code.
3. To document the limitations and restrictions in the implementation of these control structures and explain why they occur.

The paper first contains a brief history of control structures and the basic design of each control structure. Then, it proceeds to describe for both machine architectures, which instructions were added, how they were implemented, their syntax, function and use. Any alterations to the operating systems involved is also documented.

The appendixes at the end of the paper contain a list of the definition of each of the Q-Code op-codes found in the PERQ microcode, the listing of the interpreter micro-code for the PERQ and various source files and corresponding disassembled listings. They also include the routine which performs the instruction handling for the AMDAHL V7A, a System/370 compatible machine, two tests which verify the proper functioning of the new instructions on the AMDAHL, and a disassembled listing of one of the tests.

Chapter II

HISTORY AND DESIGN

There are very few prominent control structures. Some have been added since the first implementation of the three most prominent control structures:

1. If-Then-Else
2. While-Do, and
3. Repeat-Until

Other control structures include the Select or Case statement, the For or Do statement and the If-Then-Else-If-...-Else-End type statement.

Some of these other control structures have been implemented on certain machine architectures, to a point. For example, the For and Do statements are a commonly recognised structure found in Pascal, Fortran and PL/1. On I.B.M[17] machines, they have been implemented using the branch on index high [BXH] and branch on index less than or equal [BXLE] instructions so as to limit the number of instructions required to perform a loop with a positive or negative counter.

What we wish to do is to demonstrate how to implement the more commonly used control structures on any available machine, to determine what use they could be, and any restrictions that would apply.

2.1 A DEFINITION OF A CONTROL STRUCTURE

The implementation of a control structure depends on what properties it is given. We need to define a control structure as an entity which is used to control the flow of execution. The discussion is limited to machines which operate in a sequential manner. Because it is defined as a structure, it is a building block which can be used to map the logic of a program. To be of any use it must be available in any valid programming context.

To permit any control structure, the definition must also allow for any method of implementation. It is an abstract concept which permits the user to build a program in a logical manner. This in effect enforces the use of structured programming techniques.

2.2 A BRIEF HISTORY OF CONTROL STRUCTURES

Control structures have been around since the beginning of programming. It is simply a method by which the logical structure of a program is implemented. The structure usually resides in the reader's mind because the implementation is usually done using branch instructions. However, it has been generally recognised that the use of control structures in a programming environment is more suitable than implementing a program than using explicit branch instructions[5].

As previously indicated, the simple branch instruction was, and still is, the way most control structures are im-

plemented on most machines. The reason for this is that it is usually the only way to alter the program counter and change the flow of execution. Some minor changes have been made towards allowing different uses for branch instructions, for example the Branch And Link (BAL) instruction in IBM/370 architecture also places the current value of the program counter in a register before branching, but they still have restrictions on their use in structured programming (i.e. the BAL instruction is unconditional).

The most familiar control structures today are the If-Then-Else and While-Do structures. These were apparently not the first control structures. The Do statement precedes these structures by a couple of years¹. Since then other control structures, some mentioned above, have been implemented. The purpose of these control structures was to make the task of implementing programs as easy as possible.

The easiest way to make something simple is to have it short and recognisable. This allows the concept involved in the decision to be extracted and analysed quickly. The concepts of If-Then-Else and While-Do are very easy to understand and remove many branch instructions. Removal of temporary variables also makes it easy to understand high level languages, which is why they are so attractive for general purpose programming.

¹ We assume Fortran-II was 'created' circa 1958 and Algol-60 was 'created' circa 1960.

In more recent years, not only has work been done in high level programming languages but in certain low level programming languages, and even machine code. On I.B.M. machines, the assemblers all have very powerful macro processing facilities. These facilities allow the user to code a 'macro' which has the ability to test the 'type' of a parameter, and generate the appropriate code to implement the most prominent control structures, i.e. If-Then-Else While-Do[11,10]. On certain micro-code driven machines, such as the PERQ², these control structures are available at the micro-code level, and are used in the micro-operating system to interpret the Q-code, a P-code dialect, which runs the Pascal based operating system.

2.3 PROPERTIES AND TRAITS

The three control structures which are of interest all have similar basic properties. Some other properties are traits of their specific function. All the control structures are performed under control of a boolean expression. They all perform some form of branching operation and they all return control to the instruction syntactically following the structure when their task has been completed.

² The PERQ is manufactured by PERQ Systems Inc., formerly the Three Rivers Computer Corporation, of Pittsburgh Pennsylvania.

What follows is a simple description of the three control structures we are studying. The block A represents the boolean expression which sets the branch condition. The blocks B and C represent the object of the control structures.

2.3.1 The If-Then-Else structure

The If-Then-Else structure has two unique properties. It does not itself perform a loop and it may optionally have a null Else clause.

The common implementation of this control structure on a machine architecture is as follows:




Figure 1: Layout of If A Then B (Else C) structure

2.3.2 The While-Do structure

The While-Do instruction performs a loop while the tested condition is true. If the condition is originally false, no statement inside the structure will be executed.

The common implementation of this control structure is:




Figure 2: Layout of While A Do B structure

2.3.3 The Repeat-Until structure

The Repeat-Until structure is basically a While-Do structure with the statements internal to the While-Do structure being repeated once in front of the structure[21]. This means that the statements are executed at least once, then the condition is applied. Note that the condition used is the logical complement of that used in the If-Then-Else and While-Do structures.

The common implementation of this structure is as follows:




Figure 3: Layout of Repeat B Until A structure

2.4 DESIGN

To implement these control structures on a machine architecture, they should each be designed as a single instruction. They may include extra instructions to set up the correct environment but they must be self-contained.

To make each control structure an instruction, its basic properties must be encoded in the instruction. The basic properties of each instruction are:

1. They rely on the evaluation of a boolean expression.
2. They all contain at least one conditional branch instruction. They may also contain unconditional branch instructions.

3. When the condition allows the instruction to fall through, i.e. the statements inside the control structure are no longer to be executed, the next instruction executed is usually the next textual statement. This is not always the case in certain programming languages. For example, in some dialects of Pascal, using P-Code, there is an Exit-GoTo statement or instruction. In Fortran-IV there is the indexed RETURN statement for exiting SUBROUTINES. These operations allow the ability to return to locations other than the one syntactically following the calling statement.

4. They contain one or two blocks of statements to be executed. Each block may contain zero or more instructions.

We should leave the basic machine architecture unchanged to allow all previously running programs to continue to run successfully with the new control structures. To this end we must break down each structure into its individual components. This will allow us to implement these structures as single instructions. What we obtain is a general design for each of the control structures.

1.

If-Then-Else

Boolean Expression	<- not part of instruction
Op-Code	<- start of instruction
Address 1	<- Address of routine

Address 2 holding Then clause
 <- Address of routine
 holding Else clause

If-Then

Boolean Expression <- not part of instruction
Op-Code <- start of instruction
Address <- Address of routine
 holding Then clause.

2.

While-Do

Marker <- possible instruction ✓
 marking position of
 boolean expression
Boolean Expression <- not part of instruction
Op-Code <- start of instruction
Address <- address of routine
 holding statements
 to be executed.

3.

Repeat-Until

Marker <- possible instruction
 marking position of
 boolean expression
Routine <- statement(s) performing
 required actions inside

	loop
Boolean Expression	<- as indicated
Op-Code	<- instruction

This design requires that we make some basic assumptions on how these control structures function.

1. There must exist sufficient information such that when the control structure is exited, the syntactically next sequential instruction can be executed.
2. The boolean expression to be evaluated cannot be included in the machine instruction. These expressions can be complex and can contain functions and other non-simple expressions.
3. In keeping with the design of the control structures, the boolean expressions will be calculated using facilities provided by the current architecture. The result of the boolean expression will be either the value true or false. The new instructions will test this result, and will conditionally invoke the appropriate code block or procedure. If we require that this expression be re-evaluated we must
4. Maintain a pointer to the expression so that it can be re-evaluated.
5. The instructions implementing these structures cannot perform two or more functions. For example, the evaluation of the boolean expression is a complex task which may require the evaluation of functions, array

references etc.... This would be very difficult to implement in most architectures, i.e. I.B.M. System/370, and therefore not practical.

This is not always the case. There has been work done[7] where the concepts of Top Down Structured Programming have been implemented at the machine level. The technique used three simple structures, DO, WHILE and IF-THEN-ELSE to control the flow of execution of a program. The boolean expression in this case was evaluated by processing the list provided to the instruction. The entire evaluation was performed by the instruction. This is very difficult to do in this case because the addresses used to point to the parameters are constants. We wish to allow any parameter to be used, however it is passed to the architecture, and therefore should allow for variable addressing.

6. Because the instructions cannot perform two or more functions, they will not be interruptable i.e. they will not be cut off when an interrupt becomes pending. Interrupts will be handled as specified by the principles of operation of the machines involved. The invoked procedures are not part of the instructions but of the entire control structure and inherit the masks present when the structure is invoked.

7. The information passed to an instruction (its parameters) must be passed using the normal conventions followed in the architecture. This usually means that specific locations in storage or arguments available as part of the instruction itself can be used to pass information to the instruction. The return address is maintained through the procedure call process.
8. Because the block of statements to be executed are separate from the actual decision made to use them, the block is located outside the instruction itself and is invoked as a procedure. The end of the block uses the normal procedure termination to exit to the appropriate return point.
9. The final implementation is machine dependent.

The one or more blocks which contain the statements to be executed are logically separated using the definitions of the programming languages, although recognising the bounds of a block is not always a trivial problem. This feature allows to implement each block as a procedure which is called by the instruction and has been featured in the definition of the SPLM [20 p. 138] architecture, which has not actually been implemented.

Chapter III IMPLEMENTATIONS

The redesigned control structures were implemented on two machines. The first is the PERQ. It is a micro-programmable machine which has a host Q-code architecture and Pascal based operating system. With the micro operating system source it was possible to add and alter certain instructions to implement these new control structures.

The second machine was an AMDAHL V7A. This is an I.B.M. System/370 compatible CPU. It is compatible in that it basically handles the same machine instructions, except where machine diagnostics are involved. None of this directly affects a normal user. This machine is not micro-programmable. The implementation is done using what is termed macro-code. We use certain properties in the machine architecture to obtain information for the instruction, then perform that instruction using a special program inside the operating system itself. This approach is primarily used to test the design and implementation of an instruction before actually installing it in a machine, either by altering the hardware or the micro-program running the machine.

3.1 IMPLEMENTATION ON THE PERQ

All three control structures were added to the PERQ's micro-operating system. This was done by adding one instruction for each of the control structures and an instruction to mark the beginning of the boolean expression for the While-Do and Repeat-Until instructions. Note that the boolean expression is not part of the control instruction but it must immediately precede the instruction. Various other routines internal to the micro-operating system were altered to minimise the amount of code that had to be added to install the new instructions. One control block was altered to contain the pointer to the beginning of the boolean expression, when required.

Various resources were required by the new routines which are not immediately available to a normal user. Since the routines were implemented in micro-code, three resources were required.

1. Sufficient writeable control storage (WCS) to install the new instructions were required. This type of memory is for all intents and purposes read only.
2. Two work areas, one to hold a flag, the other to hold a counter which would be used as an offset from the code base. The code base is the location in real storage of the start of the segment which contains the procedure currently being executed.

3. The actual micro-operating system itself. Various routines were altered slightly to permit their use as subroutines, or to alter their behaviour such that they would perform the required extra tasks to initialise the execution of various instructions in the correct manner. For example, the routine which performs the instruction Load Variable Routine Descriptor (LVRD)³ was altered so that a flag would be set indicating that the termination of the instruction was to result in the return to the calling routine, and not execution of the next instruction.

The work areas were taken from the pool of 256 20⁴ bit registers available in the micro-engine. The name of the register which contains the flag is CRO. The name of the register which contains the loop pointer is NOTE1.

This specific implementation is very dependent on the PERQ's hardware characteristics. The use of the work areas and storage addressability are unique to the PERQ. The expansion of the ACB and changing the behaviour of a procedure call could be extended to Q-Code and P-Code.

³ The LVRD instruction is used to place the generic address of a procedure on top of the PERQ expression stack. This address can be used as a parameter in procedures or for system 'hacking', as in this case. Q-code has three other forms of addresses used to refer to procedures.

⁴ The PERQ's registers are 20 bits wide, so they can be used to address and calculate addresses for 1 megabyte of real storage using single precision arithmetic.

3.1.1 The New Instructions

The implementation of the new instructions requires the addition of some new features to the QCode architecture. At initialisation of the micro-operating system, the work areas are initialised to zero, to indicate that all is to proceed as it would have done in the unmodified system.

The two work areas play critical roles in the performance of each machine instruction. CRO, the flag register, is used to signal the modified routines that they are to take a slightly different approach to their tasks. When CRO is zero, all functions as it would in the unmodified system. When it is one, each routine will behave in a slightly different way. The two routines which use this flag do so in the following manner:

1. The LVRD instruction is called as a subroutine by the new instructions. When the control flag is one, it will use the RETURN micro-instruction instead of proceeding to decode the next instruction.
2. The routine which builds the activation control block (ACB) for procedure calls will use the value in the NOTE1 register instead of the offset of the next instruction as the default return address.

In this way the amount of duplicated code is reduced.

The NOTE1 register is used to indicate a loop boundary. It is set during initialisation to zero. It is stored when a procedure is invoked in the ACB, then set to zero for the

new routine. It is restored when a procedure terminates, and the value is obtained from the ACB. The register is explicitly set by a NOTE instruction. The value stored is the offset from the current code base to the instruction immediately following the NOTE instruction.

Errors can occur in the invocation of the new instructions. There are three classes of errors.

1. An invalid boolean expression. This occurs when the location which is supposed to contain the value true or false does not. The Pascal compiler always places the result of a boolean expression on the top of a 16 element expression stack and this is where these instructions look for the result of the expression.
2. An invalid loop address. For the While-Do and Repeat-Until control structures, the loop boundary must be set to indicate where to go to when a loop is required. This value is found in NOTE1. The value in NOTE1 is undefined when it contains zero. This is because the NOTE instruction cannot set the value in NOTE1 to zero.
3. An invalid procedure address. In the If-Then-Else and While-Do instructions, the address of a procedure to be invoked is required. Because of compiler restrictions, this was supplied by placing the appropriate NOOP or LVRD instructions after the op-code. If these instructions are not found after the op-code, an error is detected.

Because it is possible to detect errors, the built in micro-code error routine is called with the appropriate parameters to signal the host operating system that an error has occurred. Because of the restricted number of error indicators, those deemed most appropriate were selected to indicate what type of error had occurred.

3.1.1.1 Opcodes

B'01010100'

Instruction

Note

Op-Code X'54'

Operands None.

Function To update the Note register. The value placed in the Note register is the offset from the code base, the start of the segment containing this routine, of the next sequential instruction in this segment. The value zero can never be placed into the Note register by this instruction.

Errors None.

B'01010001'	LVRD or NOOP	LVRD or NOOP
-------------	--------------	--------------

Instruction

If-Then-Else

Op-Code X'51'

Operands Two. Both Procedure addresses. The first is the address of the Then clause, the second is the address of the Else clause. The address is created by using either a LVRD instruction (Load Variable Routine Descriptor) or a NOOP instruction. If it is a NOOP instruction, no branch is taken if that clause is invoked.

Function This instruction takes the result of a boolean expression and conditionally performs a two way procedure call. When control is returned to the caller through the return instruction, the next sequential instruction is executed. The result of the boolean expression must be on the top of the expression stack (TOS).

- Errors
1. Expression out of range
 2. Invalid routine address

B'01010010'	LVRD or NOOP
-------------	--------------

Instruction

While-Do

Op-Code X'52'

Operands The address of the routine to be invoked if the expression on top of the expression stack contains the value true. This address takes the form of either a LVRD instruction, or a NOOP instruction. If the address is a NOOP instruction, no branch is taken. The return address of the invoked routine will be that of the instruction following the last Note instruction executed in this routine.

Errors

1. Invalid expression
2. Invalid loop address
3. Invalid routine address

B'01010011'

Instruction .

Repeat-Until

Op-Code X'53'

Operands None.

Function If the expression on top of the expression stack is false, the next instruction executed will be that following the last Note instruction executed in this procedure.

Errors

1. Invalid expression
2. Invalid loop address

3.1.1.2 Compilation and Usage

Because the basic language on the PERQ is Pascal, there exists no assembler for the Q-code. Instead, the designers of the Pascal compiler allowed for the explicit inclusion of various instructions. They are either generated by the compiler to satisfy a user directive, as in the case of the MakeVRD directive which generates a complete LVRD instruction, or inserted completely by the user. Any combination of instructions is valid. The Pascal compiler does not optimise the code. See appendix C for examples of how this is done.

3.1.1.3 Decompileation

To look at the generated code, the routine QDIS was used to disassemble the generated object code. The object code generated by the Pascal compiler on the PERQ is reentrant and contains no data other than that contained in the machine instructions themselves.

QDIS is a table driven program, the table being stored as a data file somewhere on a system file structured device. The table was edited to insert the definition of the four new instructions. the results can be seen in appendix C, after the source of each program. You should note that the location of the control structures is relatively easy to spot.

3.1.2 Altered Routines

Various routines were altered to either provide their function as subroutines, or slightly alter their function so that they would not have to be copied, then modified to obtain the required function.

The PERQ's micro-code initialisation code was altered so that both the control register and the Note register would be initialised to zero.

The routine which performs the LVRD instruction was modified so that if the control register is not zero, the routine would return control to the caller using a 'return' micro-instruction, instead of executing the next instruction.

The routine which creates the ACB was altered so that the value in the Note register would be used as the default return address, not the address of the next instruction, when the control register is not zero. In all cases, this routine also stores the value of the Note register into the ACB, then sets the Note register to zero for the new procedure. This routine resets the register to zero and does not return control to the calling micro-code routine.

The routine which handles the exit of all functions and procedures was altered to restore the value of Notel. The value in Notel is always restored when a procedure returns to that lexical level in the program.

3.1.3 Altered Control Block(s)

One system control was altered. The Activation Control Block (ACB) was expanded by 1 word. This area contains the current value of the Note register when that procedure is invoked. This does not affect the addressability of any variable in the invoked procedure since the new top of the memory stack is set to the address immediately after the ACB, resulting in no control problems.

3.1.4 Interrupts

The PERQS operating system has a paging facility. The unit of space paged is a segment. There are two types of segments:

1. The data segment. This segment can be up to 64k words long.
2. The code segment. This segment can only be up to 32k words long.

All addressing is primarily based on segments.

In the implementation of the new instructions, only procedure addresses are used. These addresses are interpreted by the micro-code with the help of the operating system into real storage addresses. If the procedure is not in core, the micro-operating system will generate a page fault. The result is that there is no special requirements for system interrupts in the implementation.

The completion of I/O does not interrupt the execution of the micro-code. A flag is set indicating a pending I/O operation. This flag can be tested in the micro-code using the 'IntrPend' flag. With this type of control, handling I/O interrupts is simply done by adding the qualifier 'If IntrPend Call(Vector)'. This causes the micro-operating system to go to a routine which vectors to the correct I/O handling routine. The placement of this qualifier need only be tempered by two restrictions:

1. It uses the address field to perform a call operation, so no other operation using the address field can be used in the same micro-instruction.
2. The condition flags set by the current arithmetic operation in the ALU will be lost if the branch occurs because the next sequential instruction will not be seeing the result of the previous instruction when it tests the condition flags.

As dictated by the design, the instructions will not be interrupted by I/O interruptions or page faults. The mask which dictates when interrupts can be handled still applies and if an interrupt is to be signalled to the operating system, it will be done using the normal paths and at the appropriate times.

Because there are error conditions which can be detected by the new instructions, the routine used to generate exceptions is used to signal to the operating system that an er-

ror has occurred. Because there are only a certain number of predefined error codes used by the micro-code routines to indicate various programming errors, the codes which most closely resembled the meaning of the new errors were used to indicate them.

3.1.5 Examples and Testing

Appendix C contains a number of test programs which were run to verify the proper functioning of the new instructions. To insert the new instructions, intrinsics or compiler directives were used to directly place the required instructions into the object code. The object code is also included in some smaller examples to show how they were placed.

The testing on the PERQ is supposed to exercise all paths that could be taken by any of the new instructions. These paths are those generated by conditions which require execution of the statements associated with true and false looping conditions and all the possible exceptions that might be generated by the implementation of the new instructions. No problems were found during testing.

3.2 IMPLEMENTATION ON THE AMDAHL

Only two of the three control structures were implemented as machine instructions on the AMDAHL V7A. The If-Then-Else and While-Do control structures were implemented but the Repeat-Until was not. The reason for this is that the latter control structure, when designed for implementation using IBM/370 architecture, would be implemented as a simple conditional branch instruction, which already exists in IBM/370 architecture.

The actual implementation was done using macro-code. This term refers to the fact that the instructions are not directly implemented in the machine's architecture, but are executed using other machine instructions. The new instruction causes a program check which indicates that the operation is invalid. A specially written routine determines that it is a new instruction, and performs the required changes to the user's registers and program counter to carry out the execution of these new instructions.

This method is used by IBM and those who manufacture IBM/370 compatible CPUs. It allows the design and testing of machine instructions without having to alter the hardware or implement the instructions in micro-code. The mechanism allows the use of the same logic required in the hardware. But using hardware controls, it is possible to easily trace the execution of the pseudo instruction without interfering with the actual function of the machine.

3.2.1 The New Instructions

The specially written routine takes the form of a program written in assembler, and executed on the user's operating system, the Conversational Monitoring System(CMS) in this case. This technique has been used on other operating systems, and is extensively used in another form in VM/370⁵, the host operating system for CMS.

The routine remains permanently in storage while the new instruction set is supposed to work. Another special routine loads this program into storage in such a way that it will not be removed from storage under any normal or abnormal circumstances.

To effect the proper execution of the program we use some common facts about the System/370 machine architecture in creating a short routine to determine the length of an undefined machine instruction. This architecture uses the first 2 bits of the op-code to indicate the actual length of the machine instruction. The binary patterns 00, 01, 10, and 11 correspond to 2, 4, 4, and 6 byte op-codes, even for undefined machine instructions. The result is that it is very simple to pick up all the required information from the Pro-

⁵ VM/370 is an operating system that runs on machines that support the I.B.M. System/370 architecture. This operating system presents the user with an image of a real machine, with some extensions to allow it to communicate with VM/370. This image allows the user to execute all the functions that a real machine can but allowing for the sharing of various limited resources, i.e. CPU time, disk space, unit record devices (printers, punches etc...), tapes etc....

gram Status Word (PSW), storage and registers, and perform the instructions.

Since this architecture is consistent, any addresses used in an instruction takes the form of a base displacement address. This relocatable address requires a general purpose register and an offset to create the absolute address for use by an instruction. This type of address is called an 'scon'. The address is used to determine the location of any subroutine to be executed. Subroutine linkage conventions in this architecture are also consistent. The register which is to contain the return address is also pointed to by the instruction.

The Branch Condition is determined in the same way it is for Branch on Condition instructions in this architecture. The branch mask is used to test the Condition Code (CC) bits found in the PSW. The mask allows the program to select and test any combination of conditions, and perform a branch if the test is successful. This same technique is used to determine the branch condition in the new instructions.

3.2.1.1 Opcodes

B'11110100'	m1	r1	d1(b1)	d2(b2)
-------------	----	----	--------	--------

Instruction

If-Then-Else

Mnemonic IFTE

Op-Code X'F4'

Operands Two relocatable address constants. The first is the address of the routine to be evoked if the branch condition is true[D1(B1)]. The second is the address of the routine to be evoked if the branch condition is false[D2(B2)].

A mask[M1] is used to determine the validity of the branch condition. For a full explanation see [17] for a description of the Branch on Condition instructions.

A link register[R1], which indicates which general purpose register is to hold the address of the area immediately after this instruction.

Function This instruction performs the function of the If-Then-Else structure at the machine level. Using the mask, the instruction determines whether the branch condition is true or false. Using this in-

formation, it takes either the first or second address and uses it to calculate the new value of the program counter. In all cases, the link register will contain the address of the field immediately after this instruction.

Errors None.

B'10100001'	M1	R1	D1(B1)
-------------	----	----	--------

Instruction

If-Then

Mnemonic IFT

Op-Code X'A1'

Operands One relocatable address[D1(B1)], a link register indicator[R1] and a mask[M1] to determine the branch condition.

Function The branch mask is used to determine the branch condition. If the condition is true, the address field is used to determine the address of the next instruction to be executed, and the program counter is updated. If the branch condition is true, the indicated register is updated with the address of the area immediately following this instruction.

Errors None.

B'10100000'	M1	R1	D1(B1)
-------------	----	----	--------

Instruction

While-Do

Mnemonic While

Op-Code X'A0'

Operands One relocatable address[D1(B1)], a link register indicator[R1] and a mask[M1] to determine the branch condition.

Function The branch mask is used to determine the branch condition. If the condition is true, the address field is used to determine the address of the next instruction to be executed, and the program counter is updated. If the branch condition is true, the indicated register is updated with the address of this instruction.

Errors None.

3.2.1.2 Compilation and Usage

To use these new instructions, they had to be explicitly included in the assembly of some program. Since there are many assemblers for I.B.M. System/370 architecture machines, we used one of them to generate the object code.

The nature of this architecture is that data and instructions are intermingled, there is no definite pattern which identifies one from the other. To use the new instructions, they merely have to be coded directly into an instruction stream. This was done using macros, one for each of the instructions, using the mnemonics given above.

The assembler is capable of generating any form of address constant the machine can use, be it absolute or relocatable. Using this ability, the instructions were written such that they are compatible with other machine instructions. The result is that the IFT and WHILE instructions are RS type instructions, the IFTE instruction is an SS type instruction.

3.2.1.3 Decompilation

As in the PERQ, there exists a routine which can decompose the object code generated by a compiler into a series of instructions. However, since System/370 architecture allows the user to imbed data into the object code, the information provided is not entirely consistent with the original source program. The program (HMASPZAP or 'super zap') will

display an op-code for each half-word of data in the object code if the value corresponds to a valid op-code. Altering the tables allows us to insert our new op-codes. The results can be seen in appendix F. The result is that locating the control structure is now easier, but the results must be verified with the actual program being decoded.

3.2.2 Altered Control Block(s)

To install the routine which handles the new instructions, an alteration to a field in the system nucleus was required. The field, the program check new psw, was replaced with information which points the hardware to a new interrupt handler for program checks. This handler is the second part of the program which performs the new instructions.

The first part of the program actually swaps the program check new psw with another value, and remembers its contents for use by the second part. It also restores the value when called to do so. This part is evoked by the CMS command 'NEWINST'.

The only other field used in the system nucleus was the general purpose register logout area (GPRLOG). This field is used when the 'system store' operation is performed by the hardware. Since this operation is only performed when a system dump will be performed, it is not hazardous to use this field to temporarily store information. Some operating system routines use this field for the same purpose.

3.2.3 Altered Routines

No system routines were altered to implement these new instructions. The new instructions are implemented by altering a field in the operating system which points to the routine which gains control when a programming error occurs. The hardware uses this field to pass control to the operating system when a programming error occurs. By replacing this field with one which points to the new routine which performs the new machine instructions, it is possible to suppress the error and perform the require function.

The new routine determines whether the interrupt is due to one of the new instructions. When this is not the case, the host operating system, obtains control to perform the normal recovery procedure. The steps which determine this are:

1. The program check old psw is examined to determine which type of program check caused the interrupt. To be handled by the new routine it must be an undefined machine instruction.
2. Determine the supposed length of the instruction that was to be executed. This information can be determined from the instruction length field in the old PSW.
3. The address of the instruction is then determined.
4. The op-code is checked. If it is one of the new instructions, a branch to the appropriate routine is made to emulate the instruction.

This method, sometimes referred to as 'macro-coding' the instructions, is usually used when new instruction logic and performance are to be checked. It is easier to install and verify the performance of the instructions in this case than to alter the hardware to execute the instructions.

3.2.4 Interrupts

Because of the method of implementation, no hardware interrupts will be fielded by the code handling the instructions. Interrupts handled by the software fall into two categories:

1. Those generated by the hardware, and
2. Those generated by the software.

Those interrupts generated by the hardware, I/O, external, and machine check interrupts are disabled during the execution of this code. Interrupts in the second category are not generated. Supervisor calls are explicitly generated by the 'SVC' instruction, which is not used in the emulating routine. Program checks, which are generated by program errors, are not generated if the emulating program is correct.

Errors can be generated by the new instructions, but the hardware will perform the checks far more quickly than the emulating program. These errors, having to do with storage addressing and protection, will be checked by the hardware when the instruction emulation has been completed. The appropriate errors will be generated by the hardware, so the tests have not been included in the emulating code.

3.2.5 Examples and Testing

Appendix E contains two sample programs which make use of the If-Then-Else, If-Then and While-Do instructions. The tests for these new instructions were designed to exercise all the conditions to which the new instructions could be exposed. Since there were no exceptions that could be generated that would not be detected by the hardware, only simple programs which exercised the consistency of the instructions were written. These tests found one problem. This problem was associated with the incorrect determination of the condition code. It was easily found and resolved using the instruction tracing mechanism available in the hardware coupled to some software in the host operating system.

3.3 OBSERVATIONS

There are some technical and aesthetic aspects to these new instructions on the AMDAHL which differ from the ones implemented on the PERQ.

1. The IF-THEN and IF-THEN-ELSE instructions are different on the AMDAHL. This occurs because there is no simple method to indicate to the hardware that the address is a no-op. The method which is used in some System/370 instructions to indicate a null address cannot be used for these new instructions. The resulting address is calculated as zero, which in this case is valid, and cannot be ignored.

2. The branch instruction is not so nearly restricted as it is in the PERQ. Because addressing is done using actual storage addresses and not offsets, as it is on the PERQ, a jump could be calculated to jump from one procedure to another. On the PERQ, this would be difficult, if not impossible in some circumstances, to do.
3. The control block addresses could be passed as parameters. For the PERQ the address was hand coded into the instruction, but using the relocatable address format in the System/370 does allow a parameter to be used. The PERQs instruction format could be altered to allow this type of function.
4. The nesting of procedures on the PERQ and AMDAHL are limited by the amount of storage available. For the PERQ, the total size of stack cannot exceed 64K. For the AMDAHL it is limited to amount of storage that can be addresses, 16384K (or 16 megabytes). In either case, the amount of nesting could get very unwieldy, as it is for heavily nested IF statements.
5. The evaluation of some boolean expressions may result in the generation of code which is far more complex than the control structure being invoked. If a compiler or pre-processor attempts to optimise the evaluation of a boolean expression, many branch instructions may be generated in an attempt to quickly

evaluate an expression. This would cause severe problems in decoding the resulting object code.

6. The actual implementation of these control structures results in the creation of conditional procedure calls, which are not available in either of the architectures studied.

Chapter IV

CONCLUSIONS

The result of attempting to implement various control structures in different architectures pointed out problems in some currently used machine architectures which restrict the implementation of new instructions. This can be observed in the context of machine architecture limitations and dependencies which usually fall into the following categories:

1. Address space size.
2. Real storage size. This does not have to be the same as address space size. For example, the IBM System/38 [20 pp 96-98] has a 48 bit addressing capability but only 31 bit real storage addressing. The user only sees the 48 bit architecture.
3. Hardware / software interface, i.e. interrupt vectors and I/O ports:
4. Interrupt mechanisms
5. Addressability constraints. These include (a) how references to storage are made, and (b) What storage is available at any one time.
6. Non-Uniform instruction sets, for example an instruction available for one data type but not available for another similar data type.

7. Limited instruction sets. i.e. no conditional procedure call instructions. The PERQ micro-code has a conditional procedure call feature but the micro-operating system (Q-code) did not.

Of all these dependencies, only the last three have any bearing on how difficult it is to implement control structures in a given machine architecture.

These dependencies manifest themselves in various ways:

1. How the boolean expression is evaluated.
2. How procedure addresses are passed to the instruction
3. The lack of suitable instructions to implement these control structures without explicit new instructions, i.e. a conditional procedure call.

For these reasons it was decided to break down the control structures. We split up the implementation of the control structures into a test, a conditional subroutine call, and a subroutine which contains the block of statements to be executed. Using procedure coding conventions in the appropriate architecture, it is possible to implement the control structures with very little effort. However, because users can program any way they wish, it is by no means certain that the control structures will be used. It is still up to the user to make a conscious effort to use these available control instructions.

In some machine architectures, these dependencies result in the inability to effectively implement some of these con-

control structures. For example, on the IBM/370 machine, the Repeat-Until structure is best implemented using a conditional branch instruction. Even if we break the block of statements inside the structure into a procedure call, the loop is still formed by a simple conditional branch instruction.

The advantages of properly implemented control structures outweigh the disadvantages. The major disadvantage in using this method of implementing control structures is that it severely restricts the use of the simple branch instruction. For example, in PASCAL the following program segment would be valid:

```
      If A Then Begin
          l : B
          End
      Else If C Then Begin
          End
          Else GoTo l
```

Although this is generally recognised as very poor programming style, it is still possible to code a program in this manner.

This expression would not be possible using the new instructions because the result would cross procedure boundaries. A GoTo statement can be implemented (as it is in PL/1) so that it can be allowed to cross procedure boundaries, both forward and backward; but the overhead is significant.

Another minor drawback is the overhead, compared to current implementations using branch instructions, involved in entering and exiting a block of code. This overhead is due to the procedure call and exit requirements. In some cases this is not severe because the actual events of entering and exiting a procedure are each contained in one instruction, i.e. in Q-code on the PERQ. The actual severity of this drawback is machine and implementation dependent.

The major advantage is the simplification of looking at the flow of the program at the object code level. Anybody who has tried to debug a high level language program at the machine level will appreciate the ability to associate machine instructions directly with program. This does not however remove all the problems involved with finding the statement in the program associated with the machine code.

Another advantage falls into the domain of assembler language programmers. The introduction of conditional procedure call instructions will allow the user to write modular programs using single machine instructions instead of using convoluted code to accomplish the same thing. For example, the normal way to execute a conditional subroutine call is:

```
Test  
Branch to End If False (or true)  
Subroutine Call
```

End:

With the new instruction it could be done in the following manner:

Test

Subroutine Call If True (or false)

Although this work does help in looking at some problems in using high level programming concepts at the machine level, some more work could be done in:

1. Conditional procedure calls. This type of instruction would be of great help to programmers who use assemblers.
2. Coupling Source and Object programs in the machine architecture. Although work has been done in many versions of Pascal[22, 23, 24] to provide debugging information when program problems occur, this is still not done with sufficient consistency to help debug user programs. For example Pascal 8000[22] only provides for trace back and variable dumps. This does not allow for break points and interactive debugging, where Pascal/VS[23] and Waterloo Pascal[24] do.
3. More uniform instruction sets would of great use in trying to debug programs i.e. one ADD instruction instead of many, each working on one data type. From the disassembly listings provided in the appendixes, it still is a great chore to follow the logic of a program. With these new instructions, it would be easier to locate control structures.

Appendix A
QCODE DEFINITIONS

The following is a list of the Qcode* op-codes taken from the operating system definition. Included is a comparison of the p-code op-code list. Please note that there is not a one to one correspondence. Some functions available in p-code (i.e. sine, cosine etc... and various addressing operations) are not available in Q-Code and conversely some functions in Q-Code (i.e. the raster-op function, store writeable control storage as well as various addressing operations) are not available in P-Code. The four new instructions are also included in this list and have the values 80 through 83. The op-code values are in decimal.

* These definitions are reprinted with the permission of PERQ systems.

Q-Code	Op-Code	P-Code	Op-Code
LDC0	0	SLDC	0
LDC1	1	SLDC	1
LDC2	2	SLDC	2
LDC3	3	SLDC	3
LDC4	4	SLDC	4
LDC5	5	SLDC	5
LDC6	6	SLDC	6
LDC7	7	SLDC	7
LDC8	8	SLDC	8
LDC9	9	SLDC	9
LDC10	10	SLDC	10
LDC11	11	SLDC	11
LDC12	12	SLDC	12
LDC13	13	SLDC	13
LDC14	14	SLDC	14
LDC15	15	SLDC	15
LDCMO	16		
LDCB	17		
LDCW	18	LDCI	199
LSA	19	LCA	166
ROTSHI	20		
STIND	21	STO	154
LDCN	22	LDCN	159
LDB	23	LDB	190
STB	24	STB	191
LDCH	25		
LDP	26	LDP	186
STPF	27	STP	187
STCH	28		
EXGO	29		
QAND	30	LAND	132
QOR	31	LOR	141
QNOT	32	LNOT	147
EQUBool	33	EQUBOOL	175
NEQBool	34	NEQBOOL	183
LEQBool	35	LEQBOOL	180
LESBool	36	LESBOOL	181
GEQBool	37	GEQBOOL	176
GTRBool	38	GTRBOOL	177
EQUI	39	EQUI	195
NEQI	40	NEQI	203
LEQI	41	LEQI	200
LESI	42	LESI	201
GEQI	43	GEQI	196
GTRI	44	GTRI	197
UNDF45	45		
UNDF46	46		
UNDF47	47		
UNDF48	48		
UNDF49	49		
UNDF50	50		
EQUStr	51	EQUSTR	175 4

NEQStr	52	NEQSTR	183	4
LEQStr	53	LEQSTR	180	4
LESStr	54	LESSTR	181	4
GEQStr	55	GEQSTR	176	4
GTRStr	56	GTRSTR	177	4
EQUByt	57	EQUBYT	175	10
NEQByt	58	NEQBYT	183	10
LEQByt	59	LEQBYT	180	10
LESByt	60	LESBYT	181	10
GEQByt	61	GEQBYT	176	10
GTRByt	62	GTRBYT	177	10
EQUPowr	63	EQUPOWR	175	8
NEQPwr	64	NEQPOWR	183	8
LEQPwr	65	LEQPOWR	180	8
SGS	66	SGS	151	
GEQPwr	67	GEQPOWR	176	8
SRS	68	SRS	148	
EQUWord	69	EQUWORD	175	12
NEQWord	70	NEQWORD	183	12
ABI	71	ABI	128	
ADI	72	ADI	130	
NGI	73	NGI	145	
SBI	74	SBI	149	
MPI	75	MPI	143	
DVI	76	DVI	134	
MODI	77	MODI	142	
CHK	78	CHK	136	
UNDF79	79			
AIF	80			
AWHILE	81			
AREPEAT	82			
ANOTE	83			
UNDF84	84			
UNDF85	85			
UNDF86	86			
UNDF87	87			
INN	88	INN	139	
UNI	89	UNI	156	
QINT	90	INT	140	
DIF	91	DIF	133	
EXITT	92	EXIT	158	4
NOOP	93	NOP	215	
REPL	94			
REPL2	95			
MMS	96			
MES	97			
LVRD	98			
LSSN	99			
XJP	100	XJP	172	
PSW	101			
RASTOP	102			
STRTIO	103			
PBLK	104			
INTOFF	105			

INTON	106		
LDLB	107	LDL	202
LDLW	108		
LDL0	109		
LDL1	110	SLDL0	216
LDL2	111	SLDL1	217
LDL3	112	SLDL2	218
LDL4	113	SLDL3	219
LDL5	114	SLDL4	220
LDL6	115	SLDL5	221
LDL7	116	SLDL6	222
LDL8	117	SLDL7	223
LDL9	118	SLDL8	224
LDL10	119	SLDL9	225
LDL11	120	SLDL10	226
LDL12	121	SLDL11	227
LDL13	122	SLDL12	228
LDL14	123	SLDL13	229
LDL15	124	SLDL14	230
LLAB	125	LLA	198
LLAW	126		
STLB	127	STL	204
STLW	128		
STL0	129		
STL1	130		
STL2	131		
STL3	132		
STL4	133		
STL5	134		
STL6	135		
STL7	136		
LDOB	137		
LDOV	138	LDO	167
LDO0	139		
LDO1	140	SLDO1	232
LDO2	141	SLDO2	233
LDO3	142	SLDO3	234
LDO4	143	SLDO4	235
LDO5	144	SLDO5	236
LDO6	145	SLDO6	237
LDO7	146	SLDO7	238
LDO8	147	SLDO8	239
LDO9	148	SLDO9	240
LDO10	149	SLDO10	241
LDO11	150	SLDO11	242
LDO12	151	SLDO12	243
LDO13	152	SLDO13	244
LDO14	153	SLDO14	245
LDO15	154	SLDO15	246
LOAB	155		
LOAW	156		
STOB	157		
STOW	158	SRO	171
STO0	159		

STO1	160		
STO2	161		
STO3	162		
STO4	163		
STO5	164		
STO6	165		
STO7	166		
MVBB	167	MVB	169
MVBW	168		
MOVB	169	MOV	168
MOVW	170		
INDB	171		
INDW	172	IND	163
LDIND	173	SIND0	248
IND0	173	SIND0	248
IND1	174	SIND1	249
IND2	175	SIND2	250
IND3	176	SIND3	251
IND4	177	SIND4	252
IND5	178	SIND5	253
IND6	179	SIND6	254
IND7	180	SIND7	255
LGAWW	181		
STMW	182	STM	189
STDW	183		
SAS	184	SAS	170
ADJ	185	ADJ	160
CALLL	186	CLP	206
CALLV	187		
ATPB	188		
ATPW	189		
WCS	190		
JCS	191		
LDGB	192		
LDGW	193		
LGAB	194		
LGAW	195	LAO	165
STGB	196		
STGW	197		
UNDF198	198		
UNDF199	199		
RET	200	RNP	173
MMS2	201		
MES2	202		
LDTP	203		
JMPB	204		
JMPW	205	UJP	185
JFB	206		
JFW	207	FJP	161
JTB	208		
JTW	209		
JEQB	210		
JEQW	211	NFJ	212
JNEB	212		

JNEW	213	EFJ	211
IXP	214	IXP	192
LDIB	215	LOD	182
LDIW	216		
LIAB	217	LDA	178
LIAW	218		
STIB	219	STR	184
STIW	220		
IXAB	221		
IXAW	222	IXA	164
IXA1	223		
IXA2	224		
IXA3	225		
IXA4	226		
TLATE0	227		
TLATE1	228		
TLATE2	229		
EXCH	230		
EXCH2	231		
INCB	232		
INCW	233	INC	162
CALLXB	234		
CALLXW	235	CXP	205
LDMC	236	LDC	179
LDDC	237		
LDMW	238	LDM	188
LDDW	239		
STLATE	240		
LINE	241		
ENABLE	242		
QRAISE	243		
LDAP	244		
UNDF245	245		
UNDF246	246		
UNDF247	247		
UNDF248	248		
UNDF249	249		
ROPS	250	{ See below for 2nd byte }	
INCDDS	251		
LOPS	252	{ See below for 2nd byte }	
KOPS	253	{ See below for 2nd byte }	
BREAK	254		
REFILLOP	255		

 Long Operations - Second byte of LOPS opcode

CVTLI	0
CVTIL	1
ADL	2
NGL	3

SBL	4
MPL	5
DVL	6
MODL	7
ABL	8
EQULong	9
NEQLong	10
LEQLong	11
LESLong	12
GEQLong	13
GTRLong	14
LUNUSED	15

 Real Operations - Second byte of ROPS opcode

TNC	0	TNC	158	22
FLT	1	FLT	138	
ADR	2	ADR	131	
NGR	3	NGR	146	
SBR	4	SBR	150	
MPR	5	MPR	144	
DVR	6	DVR	135	
RND	7	RND	158	23
ABR	8	ABR	129	
EQUReal	9	EQUREAL	175	2
NEQReal	10	NEQREAL	183	2
LEQReal	11	LEQREAL	180	2
LESReal	12	LESREAL	181	2
GEQReal	13	GEQREAL	176	2
GTRReal	14	GTRREAL	177	2
RUNUSED	15			

 Spice Kernel Operations - Second byte of KOPS opcode

KBLOCK	15
KUNBLOCK	14
KSLEEP	13
KWAKEUP	12
KREMOVEFROMQUEUE	11
KADDTQUEUE	10
KRESUMEMICROSTATE	9
KCLOCKTICK	8
KINITQUEUES	7
KINTRSRV	6
KINTROFF	5
KINTRON	4

KSETSOFT
KCLEARSOFT
KCURPROCESS
KUNUSED

3
2
1
0

Appendix B

PERQ MICROCODE SOURCE

The implementation of the four new machine instructions required one new routine which is comprised of 54 micro-instructions and 20 micro-instructions added or altered in various old routines. This comprises about 2.5% of 2880 micro-instructions in the micro-operating system. If some parts of the code had simply been duplicated, about 31 more micro-instructions would have been required, bringing the total to 105 micro-instructions added or modified, or 3.6% of the micro operating system. It is not possible to implement all the new instructions without changing some parts of the micro-operating systems, specifically the common CALL and RETURN routines and the initialisation of the micro-operating system.

The routines that were modified comprise the basic CALL and RETURN mechanisms, the LVRD instruction which was modified to behave as a subroutine instead of a simple machine instruction and the initialisation of the micro operating system.

Certain components of the PERQs 'interpreter micro-code' are contained in this appendix. Only those portions which were heavily modified to provide support for the new instructions are included. Those portions which were modified are marked by a '|' to the left of the text. Those portions which were added are marked by a '*' to the left of the text. Certain alterations are not marked because the only change was to add a label to those instructions.

The only changed code not included is the removal of the invalid instruction routine(s) for the new instructions. There is a lot of micro-code, both interpreter and other material, which is not included to keep the appendix short. You will find at the end of this appendix, a list of pages which contain the routines which were either added or modified to implement the new instructions.

N.B. The object code is in octal.

⁷ The listing in this appendix is reprinted with the permission of PERQ systems.

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

File: Perq.Micro Perq Microcode Page 1

\$Title Perq.Micro - Perq Q-Code Interpreter microcode.
Perq Microcode.

Perq.Micro - Perq Q-code Interpreter microcode. ca. 1 Jan 80.
Horst Mauersberg, Brian Rosen, Miles Barel
J. P. Straitt, rewritten 21 Nov 80.
Copyright (c) Three Rivers Computer Corporation, 1980.

Abstract:

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

File: Perq.Micro Perq Microcode Page 2

! 13 Jan 82 V2.5 WJHansen
! change , to ; in Stk0v (in Perq.Routine.1) to help PrqPlace

! 31 Dec 81 V2.4 M. Kristofic
! Added floating point.

! 9 Sep 81 V2.3 J. Straitt
! Fix bugs in double precision--see change history in double precision

! 14 May 81 V2.2 G. Robertson.
! 1. Moved IO up to 4400, expanded space for Perq to 2.25K.
! 2. Added double precision arithmetic operations.
! 3. Added Spice kernel operations.
! 4. Added RO and Line as part of interpreter.

! 14 Mar 81 V2.1 J. Straitt.
! 1. Begin installing exception handling microcode.
! 2. Make sure that the SL and RA from the main program are zero, and
! SL of procedures inside the main program are also zero. This is
! for stack searches for exceptions.
! 3. Minor bug corrections to stack overflow processing.
! 4. Bug correction to external calls.

! 21 Nov 80 V2.0 J. Straitt.
! Start file.

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

File: Perq.Micro Perq Microcode Page 3

\$NoList

xxxxword - Multiple word comparisons.
File: Perq.Micro Perq Microcode Page 4

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

\$List
 xxxWord - Multiple word comparisons.
 File: Perq.QCode.4 Perq Microcode Page 5
 \$Include Perq.QCode.4
 \$Title Jxxx, XJP - Jumps.

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT
 Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

Jxxx, XJP - Jumps.
 File: Perq.QCode.4 Perq Microcode Page 6

Opcode JMPB.

Abstract:
 JMPB is a two byte unconditional jump instruction.

Instruction:
 JMPB Offset,

Environment:
 Old PC = Byte address + 1 of the Offset operand. PC = UPC + 2

Result:
 new PC = Old PC + Offset.

Calls:
 AdjustPC.

Opcode JFB, JTB.

Abstract:
 JFB and JTB are two byte conditional jump instructions which J
 if the value on the top of the expression stack is false or tr
 respectively.

Instruction:
 JxB Offset

Environment:
 Old PC = Byte address + 1 of the Offset operand. PC = UPC + 2
 (Tos) = Boolean value.

Result:
 Stack popped.
 If condition met then new PC = Old PC + Offset.
 If condition not met then new PC = Old PC.

Calls:
 AdjustPC.

Opcode JEQB, JNEB.

Abstract:
JEQB, JNEB are two byte conditional jump instructions which jump if the two values on the top of the expression stack are equal not equal respectively.

Instruction: JxB Offset

Environment:
Old PC = byte address + 1 of the Offset operand. PC = UPC * 2
(Tos) = Value0.

Jxxx, XJP - Jumps.
File: Perq.QCode.4 Perq Microcode Page 7
(Tos-1) = Value1.

Result:
Stack popped twice.
If condition met then new PC = Old PC + Offset.
If condition not met then new PC = Old PC.

Calls: AdjustPC.

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

1150	314	52	0	1	0	1	0	0	3	17	164	4	3	3513	JMPB1:	Opcode(JMPB), JmpOffset := NextOp;	! byte offset
1151	315	0	0	6	0	0	0	0	3	15	320	7	3	1153		if ByteSign Goto(JMPB2);	! if backward jump
1152	316	0	0	6	0	0	0	0	3	10	272	0	3	3503		Goto(AdjustPC);	
1153	1057	52	377	6	1	1	0	10	3	10	272	0	3	3503	JMPB2:	JmpOffset := JmpOffset or (not 377, Goto(AdjustPC));	! sign ext
1154	304	0	1	7	1	0	0	4	0	5	326	0	3	-	Opcode(JFB), Tos and 1, Pop;		
1155	51	0	0	6	0	0	0	0	3	17	63	15	3	1150	JFB1:	if Eq1 Goto(JMPB1);	
1156	52	0	0	1	0	0	0	0	3	17	164	4	3	3513	PuntByte: NextOp;		
1157	53	0	0	6	0	0	0	0	0	0	377	0	2	-	NextInst(O);		
1160	274	0	1	7	1	0	0	4	0	5	322	0	3	-	Opcode(JTB), Tos and 1, Pop;		
1161	55	0	0	6	0	0	0	0	3	17	63	10	3	1150	JTB1:	if Neg Goto(JMPB1);	
1162	56	0	0	1	0	0	0	0	3	17	164	4	3	3513	NextOp:		
1163	57	0	0	6	0	0	0	0	0	0	377	0	2	-	NextInst(O);		
1164	264	30	0	7	0	1	0	0	0	5	354	0	3	-	Opcode(JEOB), tmp := Tos, Pop;		
1165	23	0	30	7	0	0	0	12	0	5	326	0	3	1155	Tos xor tmp, Pop, Goto(JFB1);		
1166	254	30	0	7	0	1	0	0	0	5	350	0	3	-	Opcode(JNEB), tmp := Tos, Pop;		
1167	27	0	30	7	0	0	0	12	0	5	322	0	3	1161	Tos xor tmp, Pop, Goto(JTB1);		

Opcode JMPW.

Abstract:
JMPW is a three byte unconditional jump instruction.

Instruction:
JMPW LowByteOffset HighByteOffset

Environment:
Old PC = Byte address + 1 of the HighByteOffset operand.
PC = UPC * 2 + BPC.

Result:
new PC = old PC + Offset.

Calls:
AdjustPC.

Opcode JFW, JTW.

Abstract:
JFW and JTW are three byte conditional jump instructions which
if the value on the top of the expression stack is false or tr
respectively.

Instruction:
JxW LowByteOffset HighByteOffset

Environment:
Old PC = Byte address + 1 of the HighByteOffset operand.
PC = UPC * 2 + BPC.
(Tos) = Boolean value.

Result:
Stack popped.
If condition met then new PC = Old PC + Offset.
If condition not met then new PC = Old PC.

Calls:
AdjustPC, PuntByte.

Opcode JEOW, JNEW.

Abstract: JEQW, JNEW are three byte conditional jump instructions which if the two values on the top of the expression stack are equal not equal respectively.

Instruction: JxW LowByteOffset HighByteOffset

Environment:

Jxxx, XJP - Jumps.
File: Perq.QCode.4 Perq Microcode Page 9

old PC = Byte address + 1 of the HighByteOffset operand.
(Tos) = Value0.
(Tos-1) = Value1.

Result: Stack popped twice.
If condition met then new PC = old PC + Offset.
If condition not met then new PC = old PC.

Calls: AdjustPC, PuntByte.

JMPW1:
OpCode(JMPW), JmpOffset := NextOp;
tmp1 := NextOp;
tmp1, LeftShift(10);
JmpOffset := Shift or JmpOffset, Goto(AdjustPC); ! jump offse

OpCode(JFW), Tos and 1, Pop;
JFW1: If Eq1 Goto(JMPW1);
NextOp;
Goto(PuntByte);

OpCode(JTW), Tos and 1, Pop;
JTW1: If Neg Goto(JMPW1);
NextOp;
Goto(PuntByte);

OpCode(JEQW), tmp := Tos, Pop;
Tos xor tmp, Pop, Goto(JFW1);

OpCode(JNEW), tmp := Tos, Pop;
Tos xor tmp, Pop, Goto(JTW1);

Jxxx, XJP - Jumps.
File: Perq.QCode.4 Perq Microcode Page 10

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

1170	310	52	0	1	0	1	0	0	3	17	164	4	3	3513
1171	311	31	0	1	0	1	0	0	3	17	164	4	3	3513
1172	312	31	0	6	0	0	0	0	2	0	160	0	16	-
1173	313	52	52	0	0	1	0	7	3	10	272	0	3	3503
1174	300	0	1	7	1	0	0	4	0	5	306	0	3	-
1175	71	0	0	6	0	0	0	0	3	17	67	15	3	1170
1176	72	0	0	1	0	0	0	0	3	17	164	4	3	3513
1177	73	0	0	6	0	0	0	0	3	17	325	0	3	1156
1200	270	0	1	7	1	0	0	4	0	5	276	0	3	-
1201	101	0	0	6	0	0	0	0	3	17	67	10	3	1170
1202	102	0	0	1	0	0	0	0	3	17	164	4	3	3513
1203	103	0	0	6	0	0	0	0	3	17	325	0	3	1156
1204	260	30	0	7	0	1	0	0	0	5	330	0	3	-
1205	47	0	30	7	0	0	0	12	0	5	306	0	3	1175
1206	250	30	0	7	0	1	0	0	0	5	315	0	3	-
1207	62	0	30	7	0	0	0	12	0	5	276	0	3	1201

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Opcode XJP.

Abstract:

XJP is a variable length instruction that implements the Pasca case statement. It is an n-way branch which chooses the target based on an integer value in some range Low..High. Three word follow the XJP in the code stream, and they must be word align. A noise byte is added when the XJP opcode is in a low order by. The three words are the minimum index (Low), the maximum index (High), and the self-relative address of the code to be executed when the case selector is outside the range Low..High. A word aligned jump table immediately follows the maximum index, and each word in the table contains a self-relative address.

Instruction:

XJP
 Low
 High
 Address for out of range case
 JumpTable: Address for Low case
 Address for Low+1 case
 Address for High case

Environment:

(Tos) = Index = Case selector.

Result:

Stack popped.
 If (Index < Low) or (Index > High) then
 new PC = JumpTable byte address + 2 * (High-Low).
 Otherwise new PC = JumpTable byte address + JumpTable[Index]

Calls:

RefillJmp, VectSrv.

Opcode(XJP), UState, Field(0,4); | read BPC
 tmp := Shift + 1, RightShift(1); | round up to word bounda
 UPC := Shift + UPC, Fetch; | fetch Low
 UPC := UPC + 3; | JumpTable word address
 tmp1 := Mdl, if IntrPend Call(VectSrv); | Low
 MA := UPC - 2, Fetch; | fetch High
 tmp2 := Tos - tmp1, RightShift(1); | Offset within JumpTable
 tmp1 := Tos, Pop, if Lss Goto(Case2); | if Index < Low
 tmp2 := tmp2 and AllOnes; | ensure tmp2 is good off
 Mdl - tmp1; |
 UPC + tmp2, Fetch, if Lss Goto(Case1); | fetch JumpTable[Index] -
 if Lss Goto(Case1); | if Index > High

Case selector is in range.

UPC := UPC + tmp2, Goto(Case3); | word address of JumpTab

1210	1154	0	0	5	0	0	0	0	0	2	0	374	0	16	-
1211	1155	30	1	0	1	0	14	2	10	341	0	16	0	16	-
1212	1156	16	16	0	0	1	0	14	1	16	350	0	3	-	-
1213	1027	16	3	6	1	0	14	3	15	266	0	3	-	-	-
1214	1111	31	0	3	0	1	0	0	3	17	236	2	1	3331	-
1215	1112	16	2	6	1	0	0	16	1	16	272	0	3	-	-
1216	1105	32	31	7	0	1	0	16	2	0	341	0	16	-	-
1217	1106	31	0	7	0	1	0	0	0	5	275	12	3	1225	-
1220	1107	32	60	6	0	1	0	4	3	15	314	0	3	-	-
1221	1063	0	31	3	0	0	0	16	3	15	306	0	3	-	-
1222	1071	16	32	6	0	0	0	14	1	16	276	12	3	1224	-
1223	1072	16	32	6	0	1	0	14	3	15	301	0	3	1227	-

! Case Index is out of range, jump to default.

Perq. Micro	VA	PA	X	Y	A	B	W	H	A	L	F	SF	Z	CH	JP	VI	microcode
1224	1101	0	0	3	0	0	0	3	17	236	2	1	3331				
1225	1102	16	1	6	1	1	0	16	1	16	302	0	3				
1226	1075	0	0	6	0	0	0	0	2	0	341	0	16				
1227	1076	32	0	3	0	1	0	0	3	13	313	0	3				
1230	2064	32	0	6	0	0	0	0	3	15	255	12	3	1237			
1231	2065	16	16	0	0	1	0	14	2	0	340	0	16				
1232	2066	31	7	0	1	1	0	4	3	17	236	2	1	3331			
1233	2067	32	1	6	1	1	0	4	3	15	310	0	3				
1234	1067	31	32	6	0	1	0	14	3	15	300	0	3				
1235	1077	31	0	6	0	0	0	0	13	304	0	3					
1236	1073	16	3	6	1	1	0	5	3	10	261	0	3	3525			
1237	1122	30	61	0	0	1	0	7	2	0	340	0	16				
1240	1123	16	30	6	0	1	0	14	3	13	311	0	3	1232			

Jxxx: XJP - Jumps.
File: Perq.QCode.4 Perq Microcode Page 11

Case1: Mdl1, if IntrPend Call(VectSrv); ! allow mem to finish
 Case2: UPC := UPC - 1, Fetch; ! fetch address for defau
 Case3: RightShift(1); ! byte offset
 Case4: tmp2 := Mdl1; ! if jumping backward
 Case5: tmp2, if Lss Goto(Case5); ! add word offset to UPC
 Case6: UPC := Shift + UPC, LeftShift(1); ! word in qua
 Case7: tmp1 := Shift and 7, if IntrPend Call(VectSrv); ! byte in word
 Case8: tmp2 := tmp2 and 1; ! byte in quad = word in
 Case9: tmp1 := tmp1 + tmp2; ! + byte in
 Case10: BPC := tmp1; ! set BPC
 Case11: UPC := UPC and not 3, Goto(RefillJmp); ! UPC is a quad address
 Case12: ! Byte offset is negative, sign extension is necessary.

Case5: tmp := Shift or SignXtnd, LeftShift(1);
 UPC := UPC + tmp, Goto(Case4);

\$Title CALLX, LVRO, RET, EXITT, EXGO - Calls and returns.

Perq. Micro	VA	PA	X	Y	A	B	W	H	A	L	F	SF	Z	CH	JP	VI	microcode
1241	424	30	0	1	0	1	0	0	3	17	164	4	3	3513			

CALLX, LVRO, RET, EXITT, EXGO - Calls and returns.
 File: Perq.QCode.4 Perq Microcode Page 12

Opcode CALLL.

Abstract: CALLL is a two byte routine call instruction. It is used to c
 routines in the current code segment.

Instruction: CALLL RoutineNumber

Result: New activation record built on memory stack.
 Code state registers saved in new ACB.
 Expression stack saved in new ACB.
 Code state registers updated.

Calls: CllSub, RefillJmp, VectSrv.

1241 424 30 0 1 0 1 0 0 3 17 164 4 3 3513 Opcode(CALLL), tmp := NextOp; ! new RN

```

tmp7 := GP;
tmp5 := CS;
tmp11 := 2;
tmp6 := CB;
Goto(Ref1111Jmp);
! new GP = old GP
! new CS = old CS
! Instruction is two byte
! new CB = old CB
! set up ACB etc.
! enter the routine

```

1242	425	37	4	6	0	1	0	1	3	13	307	0	3
1243	2070	35	11	6	0	1	0	1	3	17	236	2	1
1244	2071	41	2	6	1	1	0	1	3	16	335	0	14
1245	2072	36	6	6	0	1	0	1	3	11	330	0	1
1246	2073	0	0	6	0	0	0	0	3	10	261	0	3

CALLX, LVRD, RET, EXIT, EXGO - Calls and returns.
File: Perq.Opcode.4 Perq Microcode Page 13

Opcode CALLXB.

Abstract:
CALLXB is a three byte routine call instruction. It is used to routines in an external code segment. The external segment is identified by an ISN (Internal segment number) which is an ind into the XST (external segment table). The XST maps an ISN in an XSN (external segment number) and an XGP (external global p

Instruction:
CALLXB ISN RoutineNumber

Result:
New activation record built on memory stack.
Code state registers saved in new ACB.
Expression stack saved in new ACB.
Code state registers updated.

Calls:
C11Sub, XSTMap, ChkSeg, Ref111Jmp, SegFault, VectSrv.

Opcode CALLXW.

Abstract:
CALLXW is a four byte routine call instruction. It is used to routines in an external code segment. The external segment is identified by an ISN (Internal segment number) which is an ind into the XST (external segment table). The XST maps an ISN in an XSN (external segment number) and an XGP (external global p

Instruction:
CALLXW LowByteISN HighByteISN RoutineNumber

Result:
New activation record built on memory stack.
Code state registers saved in new ACB.
Expression stack saved in new ACB.
Code state registers updated.

! Calls: C11Sub, XSTMap, ChkSeg, WordParm, Ref11Jmp, SegFault, VectSrv

```

1247 124 30 0 1 0 1 0 0 3 17 164 4 3 3513
1250 125 41 2 6 1 1 0 1 3 13 303 0 3 2726
1251 2074 0 0 6 0 0 0 0 3 12 115 0 1 2726
1252 2075 35 30 6 0 1 0 1 3 16 335 0 14 3272
1253 2076 0 0 6 0 0 0 0 3 12 147 0 1 2671
1254 2077 36 30 6 0 1 0 1 3 11 122 6 3 3256
1255 2100 30 0 1 0 1 0 0 3 17 164 4 3 3513

1256 2101 41 1 6 1 1 0 14 3 11 330 0 1 3064
1257 2102 0 0 6 0 0 0 0 3 10 261 0 3 3525
Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT
1260 120 41 3 6 1 1 0 1 3 10 255 0 1 3541
1261 121 30 30 0 0 1 0 14 3 13 303 0 3 1251

```

Perq.Micro - Perq Q-Code Interpreter microcode
 File: Perq.QCode.4 Perq Microcode Page 15

Opcode LVRD.

Abstract:
 LVRD is a five byte instruction that builds a variable routine descriptor. This descriptor may be used later in a CALLY (call variable) instruction. The external segment is identified by ISN (internal segment number). An ISN of zero identifies the current segment. The ISN is an index into the XST (external segment table). The XST maps an ISN into an XSN (external segment number) and an XGP (external global pointer).

Instruction:
 LVRD LowByteISN HighByteISNRoutineNumber LexicalLevel

Result:
 Stack pushed four times.
 (Tos-3) = Variable routine descriptor;
 (Tos) = XSN = External segment number.
 (Tos-1) = XGP = Global link as offset from stack base.
 (Tos-2) = new RN = Routine number.
 (Tos-3) = new SL = Static link as offset from stack base.

! Calls: WordParm, XSTMap, GetLL, GetSL.

1262 1164 0 0 6 0 0 0 0 3 10 255 0 1 3541
 GoLvrD: Opcode(LVRD), Call(WordParm);

```

1263 1165 30 0 0 0 1 0 14 3 12 115 0 1 2726
1264 1166 32 0 1 0 1 0 13 17 164 4 3 3513
1265 1167 40 0 6 1 1 0 1 3 17 126 0 3 -
1266 251 33 2 1 1 0 16 0 10 164 4 3 3513
1267 252 34 6 6 0 1 0 1 3 15 240 11 3 1304
1270 253 0 0 6 0 0 0 0 3 15 251 0 3 -
1271 1126 40 10 6 0 1 0 1 3 12 133 0 1 2707
1272 1127 33 2 6 1 1 0 14 3 15 274 0 3 -
1273 1103 31 33 3 0 1 0 16 3 15 242 0 3 -
1274 1135 40 3 6 0 1 0 1 3 12 121 17 1 2722

```

```

tmp := Shift + tmp, Call(XSTMap); ! ISN
tmp2 := NextOp; ! new RN
tmp10 := 0; ! SL of top-level routine
tmp3 := NextOp - 2; ! new LL - 2
tmp4 := CB, if Leq Goto(LVRD2); ! if calling top-level routine
Nop; ! allow placer to do page esca
tmp10 := RN, Call(GetLL); ! get current LL
tmp3 := tmp3 + 2; ! new LL
tmp1 := Md1 - tmp3; ! current LL - new LL (typical
tmp10 := AP, if Geq Call(GetSL); ! if not calling deeper
! If calling deeper, new SL =
! static link
! routine number
! global link
! system segment number
CRO and 1;
If Neq Return; ! If CRO is zero, normal instr
NextInst(O); ! Else it was a sub-routine, ca

```

```

LVRD1: tmp10 - SB, Push;
tmp2, Push;
tmp7 - SB, Push;
tmp, Push;
CRO and 1;
If Neq Return;
NextInst(O);

LVRD2: tmp10 := 0, Goto(LVRD1);

```

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP > VT

```

```

CALLX, LVRD, RET, EXITT, EXGO - Calls and returns.
File: Perq.QCode.4 Perq Microcode Page 16

```

Opcode CALLV.

Abstract: CALLV is a one byte routine call instruction. It is used to c routines described by variable routine descriptors.

Instruction: CALLV

Environment: (Tos..Tos-3) = Variable routine descriptor; (Tos) = XSN = External segment number. (Tos-1) = XGP = Global link as offset from stack base. (Tos-2) = new RN = Routine number. (Tos-3) = new SL = Static link as offset from stack base.

Result: New activation record built on memory stack. Code state registers saved in new ACB. Expression stack saved in new ACB after popping four words. Code state registers updated.

Calls: C11V, ChkSeg, RefillJmp, SegFault.

1305 420 30 0 7 0 1 0 0 3 12 147 0 1 2671 GoCallV:Opcode(CALLV), tmp := Tos, Call(ChkSeg); ! XSN

```

| new CS
| if segment not resident
| new CB
| *** separate "Pop" from
| new GP
| get routine dictionary
| -new RN
| offset to dictionary en
| fetch dictionary entry
| static link
| set up ACB etc.
| enter the routine

```

```

tmp5 := Tos,      if Odd Goto(CallV2);
tmp6 := tmp, Pop, Loads(CallV1);
nop;
tmp7 := Tos + SB, Pop;
tmp6, Fetch;
Hold, tmp := Tos, Pop, LeftShift(3);
Hold, tmp1 := Shift + tmp6;
Hold, Md1 + tmp1, Fetch4;
tmp10 := Tos + SB, Pop, Call(CallV);
Goto(RefillJump);
Stack overflow,
CallV1: Tos := tmp, Push;
Tos := GP - SB, Push;
Tos := CS, Push, Goto(StkOv);
Segment fault.

```

```

| Instruction is one byte
CallV2: tmp11 := 1, Goto(SegFault1);
CALLX, LVRD, RET, EXITT, EXGO - Calls and returns.
File: Perq.QCode.4 Perq Microcode Page 17
Opcode RET.

```

Abstract: RET is a one byte instruction used to return from a routine. the return address from the ACB is zero, the program counter is set to the exit point of the routine that is being returned to. This is used by the EXITT and EXGO opcodes.

Instruction: RET

Result: Code state registers restored from old ACB. Expression stack restored from old ACB. Old activation record popped from memory stack. Function result (if any) left on top of memory stack.

Calls: RetExit, RefillJump, VectSrv, RestoreStack.

```

(****
Opcode(RET), AP + ACBRS, Fetch;
Md1 - CS;
tmp5 := Md1, if Neq Goto(Return4); | If returning to another

```

```

Return1: Call(RestoreStack);      ! restore expression stack
AP + ACBGL, Fetch;
GP := Mdl + SB, if IntrPend Call(VectSrv); ! global pointer
AP + ACBTL, Fetch;
TP := Mdl + SB;
AP + ACBRR, Fetch;
RN := Mdl;
AP + ACBRA, Fetch;
tmp := Mdl, RightShift(1);
UPC := Shift and not 3, if Eq1 Goto(Return2); ! if return add
UPC := UPC + CB, if IntrPend Call(VectSrv);

```

```

! -----> The following line is a good place to set a breakpoint. RN, C
! -----> UPC have been restored (though BPC hasn't).
BPC := tmp and 7, Goto(Return3);
! In the middle of an exit sequence.

```

```

Return2: Call(RetExit);
Return3: AP + ACBDL, Fetch;
AP := Mdl + SB;
AP + ACBLP, Fetch;
LP := Mdl + SB, Goto(RefillJump);
! activation pointer
! local pointer
! enter routine

```

```

! Cross segment return.
CALLX, LVRD, RET, EXITT, EXGO - Calls and returns.
File: Perq.QCode.4 Perq Microcode Page 18
Return4: tmp5 + tmp5, Fetch2;
tmp1 := CB;
CB := Mdl and not 376;
CB := Mdx or CB, if Odd Goto(Return5); ! if not resident
CS := tmp5, Goto(Return1);
! check residence
! save old CB just in case

```

```

! Segment fault.
Return5: CB := tmp1;
tmp11 := 1, Goto(SegFault1);
! restore CB
*****

```

```

Opcode(RET), AP + 4, Fetch4;
Tos := Mdl, Push;
tmp5 := Mdl;
tmp6 := Mdl;
tmp7 := Mdl;
tmp5 - CS;
tmp10 := CB, if Neq Goto(Return6);
Return1: TP := Tos + SB, if IntrPend Call(VectSrv);
RN := tmp7;
AP + 2, Fetch2;
tmp4 := AP, Pop;

```

```

t3
t1, 2
t3
t3
t0
t1
t2
t3 if cross segment
t0
t1
t2, 3
t0 old AP

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

1324	334	3	4	6	1	0	0	14	1	12	311	0	3
1325	66	0	3	0	0	0	0	4	314	0	3	0	3
1326	63	35	0	3	0	1	0	3	15	205	0	3	0
1327	1172	36	0	3	0	1	0	3	15	204	0	3	0
1330	1173	37	0	3	0	1	0	3	15	202	0	3	0
1331	1175	35	11	6	0	0	0	16	3	15	176	0	3
1332	1201	40	6	6	0	1	0	1	3	15	116	10	3
1333	1202	17	7	7	0	1	0	14	3	17	236	2	1
1334	1203	10	37	6	0	1	0	1	3	15	171	0	3
1335	1206	3	2	6	1	0	0	14	1	14	172	0	3
1336	1205	34	3	6	0	1	0	1	0	5	200	0	3

```

1337 1177 36 7 6 1 0 0 4 0 13 201 0 3 - t1
1340 1176 3 7 3 0 1 0 14 3 15 170 0 3 - DL
1341 1207 4 7 3 0 1 0 14 3 15 166 0 3 - GL
1342 1211 36 0 6 0 0 0 0 2 0 341 0 16 - t0
1343 1212 16 3 0 1 1 0 5 3 15 142 15 3 1345 - t1
1344 1213 16 6 6 0 1 0 14 3 15 141 0 3 1346 - t2

! In the middle of an exit sequence.
1345 1235 0 0 6 0 0 0 0 3 11 207 0 1 3164 Return2: Call(RetExit);
1346 1236 3 1 6 1 0 0 14 1 16 160 0 3 - Return3: AP + ACBLP, Fetch;
1347 1217 5 7 3 0 1 0 14 3 15 140 0 3 - LP := Mdl + SB;
1350 1237 34 11 6 1 0 0 14 1 16 144 0 3 - tmp4 + ACBStackSize, Fetch;
1351 1233 34 12 6 1 1 0 14 3 15 136 0 3 - tmp4 := tmp4 + ACBSaveStack;
1352 1241 33 0 3 0 1 0 0 3 15 135 0 3 - tmp3 := Mdl;
1353 1242 34 33 6 0 1 0 14 3 15 121 15 3 1361 - tmp4 := tmp4 + tmp3, if Eq1 Goto(ResetNote);
1354 1243 151 34 6 0 1 0 1 3 15 122 0 3 - Note1 := tmp4;
1355 1255 34 1 6 1 1 0 16 1 16 126 0 3 - Return4: tmp4 := tmp4 - 1, Fetch;
1356 1251 33 1 6 1 1 0 16 0 4 132 2 3 1364 - tmp3 := tmp3 - 1, Push, if IntrPend Goto(Return5);
1357 1252 0 0 3 0 0 0 0 0 3 122 16 3 1355 - Tos := Mdl, if Gtr Goto(Return4);
1360 1253 34 151 6 0 1 0 1 3 15 121 0 3 - tmp4 := Note1;
1361 1256 34 0 6 0 0 0 0 1 16 130 0 3 - ResetNote: tmp4, Fetch;
1362 1247 151 0 3 0 1 0 0 3 15 120 0 3 - Note1 := Mdl;
1363 1257 0 0 6 0 0 0 0 3 10 261 0 3 3525 Goto(RefillJump);
Perq, Micro - Perq O-Code Interpreter microcode
VA PA X Y A B W H A L F S F Z CN JP VT CALLX, LVRD, RET, EXITT, EXGO - Calls and returns.
1364 1245 34 1 6 1 1 0 14 3 17 236 0 1 3331 Return5: tmp4 := tmp4 + 1, Call(VecSrv);
1365 1246 33 1 6 1 1 0 14 0 5 122 0 3 1355 -POP, tmp3 := tmp3 + 1, Goto(Return4);
! Cross segment return.
(****)
Return6: tmp5 + tmp5, Fetch2; ! check residence
CB := Mdl and not 376;
CB := Mdx or CB, if Odd Goto(Return7); ! if not resident
CS := tmp5, Goto(Return1); ! code segment
(****)
Return6: tmp := tmp5, Call(ChkSeg); ! find new code base
CB := tmp, if Odd Goto(Return7); ! if not resident
CS := tmp5, Goto(Return1); ! code segment
! Segment fault.

```

1371 1276 6 40 6 0 1 0 1 0 5 102 0 3 - Return7: CB := tmp10, Pop: f restore CB
 1372 1275 41 1 6 1 1 0 1 3 11 122 0 3 3256 tmp11 := 1, Goto(SegFault1);

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

CALLX, LVRD, RET, EXITT, EXGO - Calls and returns.
 File: Perq.Opcode.4 Perq Microcode Page 20

Opcode EXITT.

Abstract:

EXITT is a four byte instruction used to exit from a routine. routine to exit from is identified in the same way as an external procedure is identified in the CALLXW instruction.

The PC is set to the exit point of the current procedure. The ACBs up to and including the one that returns to the target routine are modified so that the return address is zero. Note that the RET opcode treats a return address of zero as an exit request.

Instruction:

EXITT LowByteISN HighByteISN RoutineNumber

Result:

PC (UPC, BPC) = Exit point of current procedure. ACBs modified as described in abstract.

Calls:

ExSub, RetExit, RefillJmp.

1373 1214 0 0 6 0 0 0 0 3 11 201 0 1 3174
 1374 1215 0 0 6 0 0 0 0 3 11 207 0 1 3164
 1375 1216 0 0 6 0 0 0 0 3 10 261 0 3 3525

Opcode(EXITT), Call(ExSub); ! set return addresses to
 Call(RetExit); ! set PC to exit point
 Goto(RefillJmp); ! continue at exit address

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

CALLX, LVRD, RET, EXITT, EXGO - Calls and returns.
 File: Perq.Opcode.4 Perq Microcode Page 21

Opcode EXGO.

Abstract:

EXGO is a six byte instruction used to jump to a particular point in another routine. The target routine is identified in the same way as an external procedure is identified in the CALLXW instruction. The target address is specified as an absolute byte address within the target code segment--it is not self-relative.

The PC is set to the exit point of the current procedure. The ACBs up to but not including the one that returns to the target routine are modified so that the return address is zero. Note

that the RET opcode treats a return address of zero as an exit request. The ACB that returns to the target routine has its return address set to the target address.

----> The assumption is made that the segment and routine numbers do specify the current procedure.

Instruction: LowByteISH HighByteISN;
 EXGO RoutineNumber
 LowByteAddress HighByteAddress

Result: PC (UPC, BPC) = Exit point of current procedure.
 ACBs modified as described in abstract.

Calls: ExSub, RetExit, RefillJmp, WordParm.

OpCode(EXGO), Call(EXSub);
 Call(WordParm);
 tmp := Shift + tmp;
 tmp2 + ACBRA, Store;
 tmp, Call(RetExit);
 Goto(RefillJmp);

! set return addresses to.
 ! target address
 ! store in last ACB
 ! set PC to exit point
 ! continue at exit address

CALLX, LVRD, RET, EXITT, EXGO - Calls and returns.
 File: Perq.Micro Perq Microcode Page 22

\$NoList
 Floating point arithmetic operators.
 File: Perq.Micro Perq Microcode Page 23

\$List
 Floating point arithmetic operators.
 File: Perq.Routine.1 Perq Microcode Page 24

\$Include Perq.Routine.1

! 13 Jan 82 WJH change, to: in StkDv

\$Title Addressing routines.

Addressing routines. Page 25
 File: Perq.Routine.1 Perq Microcode

! Routine ChkSeg.

! Abstract:

1376	1610	0	0	6	0	0	0	0	3	11	201	0	1	3174
1377	1611	0	0	6	0	0	0	0	3	10	255	0	1	3541
1400	1612	30	0	0	1	0	14	3	15	74	0	3	-	-
1401	1303	32	6	6	1	0	14	1	17	76	0	3	-	-
1402	1301	30	0	6	0	0	0	3	11	207	0	1	3164	-
1403	1302	0	0	6	0	0	0	3	10	261	0	3	3525	-

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

ChkSeg checks a segment number for residency and returns its base address (if resident).

Environment:
tmp = Segment number.

Result:
tmp = Base address.
tmp and ALU result are Odd if non-resident.

```

(****
ChkSeg: tmp + tmp, Fetch2;      ! fetch segment table ent
        tmp := Mdl and not 378; ! base address and reside
        tmp := Mdx or tmp, Return;
****)
ChkSeg: tmp + tmp, Fetch2;      ! fetch segment table ent
        tmp12 := tmp;
        Tos := tmp := Mdl, Push; ! base address and flags
        tmp := Mdx or tmp,      ! if Odd Goto(ChkSeg1); ! if not resident
                                ! clear the flags
        tmp := tmp and not 377;
        tmp12 + tmp12, Store;
ChkSeg1: Tos or 4, Pop, Return; ! set RecentlyUsed in SAT

```

Perq.Micro	VA	PA	X	Y	A	B	W	H	AL	F	SF	Z	CN	JP	VT
2671	2630	30	0	0	0	0	14	1	14	150	0	3	-	-	-
2672	2627	42	30	6	0	1	0	1	3	12	144	0	3	-	-
2673	2633	30	0	3	0	1	0	0	0	4	146	0	3	-	-
2674	2631	30	30	4	0	1	0	7	3	12	143	6	3	2677	-
2675	2632	30	377	6	1	1	0	5	3	12	142	0	3	-	-
2676	2635	42	42	6	0	0	0	14	1	17	143	0	3	-	-
2677	2634	0	4	7	1	0	0	7	0	5	0	0	12	-	-

Addressing routines. File: Perq.Routine.1 Perq Microcode Page 26

Routine GetGP.

Abstract:
Get the global pointer for an external segment. The input is internal segment number, and the output is a global pointer. An internal segment number of zero is used to mean the current segment.

Environment:
tmp2 = Internal segment number.

Result:
tmp2 = External global pointer.

Calls:
VectSrv.

```

GetGP2: Call(VectSrv);      ! serve an interrupt
        Nop;                ! let placer make two gro
GetGP:  tmp2, if IntrPend Goto(GetGP2);
        tmp2 := tmp2 + tmp2, if Neg Goto(GetGP1);

```

Perq.Micro	VA	PA	X	Y	A	B	W	H	AL	F	SF	Z	CN	JP	VT
2700	2636	0	0	6	0	0	0	0	3	17	236	0	1	3331	-
2701	2637	0	0	6	0	0	0	0	3	17	372	0	3	-	-
2702	5	32	0	6	0	0	0	0	3	12	141	2	3	2700	-
2703	6	32	32	6	0	1	0	14	3	12	136	10	3	2705	-

1 same segment as current

tmp2 := GP, Return;

Other segment.

GetGP1: GP - tmp2, Fetch;
tmp2 := Mdl + SB, Return;

2704 7 32 4 6 0 1 0 1 0 0 0 0 12

2705 2641 4 32 6 0 0 0 16 1 16 137 0 3
2706 2640 32 7 3 0 1 0 14 0 0 0 0 12

Perq Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Addressing routines. Perq Microcode Page 27
File: Perq.Routine.1

Routine GetLL.

Abstract:

GetLL gets the lexical level of a routine given its number and base address. The code segment must be resident.

Environment:

tmp4 = Code base address as a physical address.
tmp10 = Routine number.

Result:

tmp1 = Address of LL field.
LL word of the routine descriptor fetched--it may be read on M

Calls: VectSrv.

2707 2644 34 0 6 0 0 0 0 1 16 135 0 3
2710 2642 40 0 6 0 0 0 0 2 0 300 0 16
2711 2643 31 34 0 0 1 0 14 3 12 132 0 3
2712 2645 31 5 6 1 1 0 14 3 12 131 0 3
2713 2646 31 31 3 0 1 0 14 3 17 236 2 1 3331
2714 2647 31 0 6 0 0 0 0 1 16 0 0 12

GetLL: tmp4, Fetch;

tmp10, LeftShift(3);
tmp1 := Shift + tmp4;
tmp1 := tmp1 + RDLL;
tmp1 := Mdl + tmp1, if Intrapend Call(VectSrv);
tmp1, Fetch, Return;

! fetch dictionary pointer
! multiply routine number
! offset of dictionary entry
! offset of LL field
! address of L
! fetch LL field

Perq Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Addressing routines. Perq Microcode Page 28
File: Perq.Routine.1

Routine GetLP.

Abstract:

Get the local pointer for another activation record. The input is an offset in static nesting, and the output is a local pointer.

Environment:

tmp2 = AP.
tmp3 = Offset in static nesting.

Result:

The memory word containing the desired local pointer is fetched in the instruction which returns.

Calls: VectSrv.

```

GetLP1: tmp3 := tmp3 + 1, Call(VectSrv); ! fetch static link
GetLP:  tmp2, Fetch;
        tmp3 := tmp3 - 1, if IntraPend Goto(GetLP1);
        tmp2 := Mdi + SB, ! AP for next activation
        tmp2 + ACBLP, Fetch, Return; ! fetch desired LP
  
```

2715	2653	33	1	6	1	1	0	14	3	17	236	0	1	3331
2716	2654	32	0	6	0	0	0	1	16	127	0	3	-	
2717	2650	33	1	6	1	1	0	16	3	12	124	2	3	2715
2720	2651	32	7	3	0	1	0	14	3	12	123	16	3	2716
2721	2652	32	1	6	1	0	0	14	1	16	0	0	12	-

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

Addressing routines.
 File: Perq.Routine.1 Perq Microcode Page 29

Routine GetSL.

Abstract:
 GetSL gets the static link of a procedure that is a lexical le
 away. Thus specifying zero gets the static link for a procedu
 that is at the same level as the starting one.

Environment:
 tmp10 = Starting AP.

Result:
 tmp10 = Desired SL.

Calls: VectSrv.

```

GetSL: tmp10, Fetch; ! get next static link
        tmp1 := tmp1 - 1; ! static link
        tmp10 := Mdi + SB, ! if Geq Goto(GetSL); ! if not there yet
        Return;
  
```

2722	2656	40	0	6	0	0	0	1	16	122	0	3	-	
2723	2655	31	1	6	1	1	0	16	3	12	120	0	3	-
2724	2657	40	7	3	0	1	0	14	3	12	121	17	3	2722
2725	2660	0	0	6	0	0	0	0	0	0	0	0	12	-

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

Addressing routines.
 File: Perq.Routine.1 Perq Microcode Page 30

Routine XSTMap.

Abstract:
 XstMap maps an internal segment number (ISN) into an external
 segment number (SSN) and an external global pointer (XGP). An

ISN of zero is taken to mean the current segment.

Environment:
tmp = ISN.

Result:
tmp = XSN.
tmp7 = XGP.

Calls: VectSrv.

XSTMap: tmp, LeftShift(1);
tmp := Shift, if Eq1 Goto(XSTMap1); ! if current segment dest
GP - tmp, Fetch2; ! fetch XST entry
tmp7 := Mdl + SB; ! XGP
tmp := Mdl, Return; ! SSN

! ISN = 0 means, XSN = CS, XGP = GP.

XSTMap1: tmp := CS, if IntrPend Call(VectSrv);
tmp7 := GP, Return;

\$Title Boolean routines.

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H A L F S F Z C N J P VT

Boolean routines.
File: Perq.Routine.1 Perq Microcode Page 31

Routine SetFalse.

Abstract:
SetFalse sets the top of the expression stack to false. SetFa
is not called, it is jumped to. It exits via a NextInst.

Environment:
(Tos) = Anything.

Result:
(Tos) = False.

SetFalse: Tos := 0, NextInst(0):

2735 2670 0 0 6 1 0 0 1 0 3 377 0 2

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H A L F S F Z C N J P VT

Boolean routines.
File: Perq.Routine.1 Perq Microcode Page 32

Routine SetTrue.

Abstract:

SetTrue sets the top of the expression stack to false. SetTrue is not called, it is jumped to. It exits via a NextInst.

Environment:

(Tos) = Anything.

Result:

(Tos) = True.

SetTrue: Tos := 1, NextInst(O):

\$Title Byte array and string routines.

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Byte array and string routines.

File: Perq.Routine.1 Perq Microcode Page 33

Routine GetStringIndex.

Abstract:

GetStringIndex gets an index into a string variable and checks against the dynamic length of the string. If the index is out of range, GetStringIndex causes an ErrInxCasE error. If the index is in range, GetStringIndex fetches the correct word and returns.

Environment:

(Tos) = Byte Offset.
(Tos-1) = Word address as offset from stack base.

Result:

Stack popped.
tmp4 = Physical word address of the beginning of the string.
tmp1 = Word offset within the string.
Word containing character fetched and readable on Mdl.

Calls: ChkOvr, VectSrv.

GetStringIndex: tmp := Tos and AllOnes, Pop, RightShift(1);

tmp1 := Shift, if IntrPend Call(VectSrv);! word offset
Tos + \$B, Fetch;

2737 1475 30 60 7 0 1 0 4 2 5 341 0 16
2740 1476 31 0 0 0 1 0 0 3 17 236 2 1 3331
2741 1477 0 7 7 0 0 0 14 1 16 364 0 3

```

tmp4 := Mdl and 377;
tmp4 - tmp4;
tmp4 := Tos + SB, If Lss Goto(ChkOvr);
tmp4 + tmp1, Fetch, Return;

```

Byte array and string routines.
File: Perq.Routine.1 Perq Microcode' Page 34

Routine GetSrcDst.

Abstract:
GetSrcDst gets a source and destination byte pointer from the expression stack. It also pre-fetches the first bytes referen by the two byte pointers. This is done to get the length byte for string operations. The result conditions of GetSrcDst are precisely the environment for GetSrc, GetDst, and PutDst.

Environment:
(Tos) = Source byte offset.
(Tos-1) = Source address as Offset from stack base.
(Tos-2) = Destination byte offset.
(Tos-3) = Destination address as Offset from stack base.

Result:
Stack popped four times.
Src = Source word physical address (Address + ByteOffset div 2)
SrcLsb = Least significant bit of the source byte address.
SrcWord = First source word.
SrcByte = First source byte.
Dst = Destination word physical address (Address + ByteOffset)
DstLsb = Least significant bit of the destination byte address.
DstWord = First destination word.
DstByte = First destination byte.

Calls:
VectSrv.

```

GetSrcDst: tmp3 := Tos and AllOnes, Pop, RightShift(1); ! get Src byte
Src := Shift + SB, if Intrapend Call(VectSrv); ! Src word address.
SrcLsb := Tos + Src, Fetch; ! Src least significant b
! if first byte is upper
! 1st Src word
SrcWord := Mdl; ! 1st Src byte
SrcByte := Mdl and 377; ! get Dst byte.
GetDst: tmp3 := Tos and AllOnes, Pop, RightShift(1); ! Dst word address
Dst := Shift + SB, if Intrapend Call(VectSrv); ! Dst least significant b
DstLsb := Tos + Dst, Fetch; ! if first byte is upper
! 1st Dst word
DstWord := Mdl;

```

2742	1413	34	377	3	1	1	0	4	3	12	106	0	3
2743	2671	34	30	6	0	0	0	16	3	12	105	0	3
2744	2672	34	7	7	0	1	0	14	3	11	157	12	3
2745	2673	34	31	6	0	0	0	14	1	16	0	0	12

Perq.Micro - Perq Q-Code interpreter microcode.
VA PA X Y A B W H AL F SF Z CN JP VT

2746	2677	33	60	7	0	1	0	4	2	5	341	0	16
2747	2700	54	7	0	0	1	0	14	3	17	236	2	1
2750	2701	54	54	7	0	1	0	14	1	16	101	0	3
2751	2676	55	33	6	0	1	0	1	0	5	103	0	3
2752	2674	0	0	6	0	0	0	0	3	12	65	6	3
2753	2675	57	0	6	0	1	0	0	3	12	75	0	3
2754	2702	56	37	3	1	1	0	4	3	12	71	0	3
2755	2706	33	60	7	0	1	0	4	2	5	341	0	16
2756	2707	64	7	0	0	1	0	14	3	17	236	2	1
2757	2710	64	64	7	0	1	0	14	1	16	99	0	3
2760	2705	65	33	6	0	1	0	1	0	5	74	0	3
2761	2703	0	0	6	0	0	0	0	3	12	63	6	3
2762	2704	67	0	3	0	1	0	0	3	12	66	0	3

```

2763 2711 66 377 3 1 1 0 4 0 0 0 0 12
      DstByte := Mdl and 377, Return;
      ! 1st Dst byte
2764 2712 57 0 3 0 1 0 0 2 0 370 0 16
      GetSD2: SrcWord := Mdl, Field(0,10);
      ! 1st Src word
2765 2713 56 0 0 0 1 0 0 3 12 71 0 3 2755
      SrcByte := Shift, Goto(GetSD1);
      ! 1st Src byte
2766 2714 67 0 3 0 1 0 0 2 0 370 0 16
      GetSD3: DstWord := Mdl, Field(0,10);
      ! 1st Dst word
2767 2715 66 0 0 0 1 0 0 0 0 0 12
      DstByte := Shift, Return;
      ! 1st Dst byte

```

Perq.Micro - Perq Q-Code interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT 35

Byte array and string routines.
 File: Perq.Routine.1 Perq Microcode Page 35

Routine GetSrc.

Abstract: GetSrc gets the next source byte from a byte array or a string

Environment:
 Src = Source word physical address.
 SrcLsb = Least significant bit of the source byte address.
 SrcWord = Current source word.

Result:
 SrcWord = Current source word.
 SrcByte = Current source byte.
 Source address (Src and SrcLsb) advanced to next byte.

Calls: VectSrv.

```

2770 2716 55 0 6 0 0 0 0 3 12 56 0 3 2776
      GetSrc: SrcLsb;
      ! Odd Goto(GetSrc2);
      ! if upper byte
2771 2721 0 0 6 0 0 0 0 3 12 53 6 3 2776
      ! get a new word
2772 2722 54 0 6 0 0 0 0 1 16 60 0 3 3002
      GetSrc1: Src, Fetch;
      SrcLsb := 1, if Intrapend Goto(GetSrc3);
      ! next byte is upper
2773 2717 55 1 6 1 1 0 1 3 12 47 2 3 3002
      SrcWord := Mdl;
      ! current word
2774 2720 57 0 3 0 1 0 0 3 12 54 0 3 3002
      SrcByte := Mdl and 377, Return;
      ! current byte
2775 2723 56 377 3 1 1 0 4 0 0 0 12
      ! get upper byte from cur
2776 2724 57 0 6 0 0 0 0 2 0 170 0 16
      GetSrc2: SrcWord, RightShift(10);
      ! current byte
2777 2725 56 377 0 1 1 0 4 3 12 51 0 3 3331
      SrcByte := Shift and 377;
      Src := Src + 1, if Intrapend Call(VectSrv);
      ! advance to next
3000 2726 54 1 6 1 1 0 14 3 17 236 2 1 3331
      SrcLsb := 0, Return;
      ! next byte is lower byte
3001 2727 55 0 6 1 1 0 1 0 0 0 12
      ! Serve an interrupt.

```

```

3002 2730 0 0 6 0 0 0 0 3 17 236 0 1 3331
      GetSrc3: Call(VectSrv);
3003 2731 0 0 6 0 0 0 0 3 12 55 0 3 2772
      Goto(GetSrc1);

```

Perq.Micro - Perq Q-Code interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT 36

Byte array and string routines.
 File: Perq.Routine.1 Perq Microcode Page 36

Routine GetDst.

Abstract:

GetDst gets the next destination byte from a byte array or a s

Environment:

Dst = Destination word physical address.
DstLsb = Least significant bit of the destination byte address
DstWord = Current destination word.

Result:

DstWord = Current destination word with current byte removed.
DstByte = Current destination byte.
Destination address (Dst and DstLsb) advanced to next byte.

Calls:

vectSrv.

3004	2732	65	0	6	0	0	0	0	0	3	12	42	0	3	3012
3005	2735	0	0	6	0	0	0	0	3	12	37	6	3	3012	
3006	2736	64	0	6	0	0	0	0	1	16	44	0	3	3017	
3007	2733	65	1	6	1	1	0	1	3	12	32	2	3	3017	
3010	2734	67	377	3	1	1	0	5	3	12	40	0	3	-	
3011	2737	66	377	3	1	1	0	4	0	0	0	0	12	-	
3012	2740	67	0	6	0	0	0	0	2	0	170	0	16	-	
3013	2741	66	377	0	1	1	0	4	3	12	35	0	3	-	
3014	2742	67	377	6	1	1	0	4	3	12	34	0	3	-	
3015	2743	64	1	6	1	1	0	14	3	17	236	2	1	3331	
3016	2744	65	0	6	1	1	0	1	0	0	0	0	12	-	
3017	2745	0	0	6	0	0	0	0	3	17	236	0	1	3331	
3020	2746	0	0	6	0	0	0	0	3	12	41	0	3	3006	

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H A L F S F Z CN JP VT

Byte array and string routines.

File: Perq.Routine.1 Perq Microcode Page 37

Routine PutDst.

Abstract:

PutDst puts the next destination byte into a byte array or a s

Environment:

Dst = Destination word physical address.
DstLsb = Least significant bit of the destination byte address
DstWord = Current destination word with current byte removed.
SrcByte = Current source byte to be put into the destination.

Result: DstWord = Current destination word with source byte added.

Calls: VectSrv.

```
3021 2747 65 0 6 0 0 0 0 3 12 26 0 3 3027 - PutDst: DstLsb;
3022 2751 0 0 6 0 0 0 0 3 12 22 6 3 3027 -   ! if lower byte
3023 2752 56 0 6 0 0 0 0 2 0 160 0 16 -   ! move SrcByte to upper b
3024 2753 67 67 0 0 1 0 7 3 17 236 2 1 3331 -   ! put SrcByte in upper b
3025 2754 64 1 6 1 0 0 16 1 17 27 0 3 -   ! InrPend Call(VectSrv);
3026 2750 67 0 6 0 0 0 0 0 0 0 0 12 -   ! store destination word
3027 2755 67 56 6 0 1 0 7 0 0 0 0 12 -   ! put SrcByte in lower
```

Perq.Micro - Perq O-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Byte array and string routines.
File: Perq.Routine.1 Perq Microcode Page 38

Routine BytCmp.

Abstract: BytCmp compares two byte arrays. After the call to BytCmp, the results of the comparison.

-Environment:
Next byte in the opcode/operand stream = Length.
If Length <> 0:
(Tos) = Byte offset for ByteArray.
(Tos-1) = Word address of ByteArray.
(Tos-2) = Byte offset for ByteArray.
(Tos-3) = Word address of ByteArray.
If Length = 0:
(Tos) = Length of byte arrays.
(Tos-1) = Byte offset for ByteArray.
(Tos-2) = Word address of ByteArray.
(Tos-3) = Byte offset for ByteArray.
(Tos-4) = Word address of ByteArray.

Result: Length removed from opcode/operand stream.
If Length <> 0:
Stack popped four times.
If Length = 0:
Stack popped five times.
ALU result := ByteArray0 compared to ByteArray1.

Calls:

GetSrcDst, GetSrc, GetDst, VectSrv.

```

3030 3061 32 0 1 0 1 0 0 3 17 164 4 3 3513      ! get length
3031 3062 0 0 6 0 0 0 3 11 321 10 3 3033      ! if non-zero, length byte
3032 3063 32 0 7 0 1 0 0 5 321 0 3 -          ! get length, from express
3033 3056 0 0 6 0 0 0 3 12 100 0 1 2746      ! get byte pointers
3034 3057 0 0 6 0 0 0 3 12 17 0 3 3037      ! enter comparison loop

3035 2756 66 56 6 0 0 0 16 3 12 14 12 3 3042      ! if done and all equal
3036 2757 0 0 6 0 0 0 3 12 13 10 3 3043      ! compare bytes
3037 2760 0 0 6 0 0 0 3 12 61 0 1 2770      ! if done and not equal
3040 2761 0 0 6 0 0 0 3 12 45 0 1 3004      ! get next byte
3041 2762 32 1 6 1 1 0 16 3 12 21 0 3 3035      ! count byte

```

Byte arrays are equal.

```

3042 2763 0 0 6 1 0 0 1 0 0 0 0 12 -          ! return Eq

```

Byte arrays are not equal, return with condition codes set for byte comparison.

```

3043 2764 66 56 6 0 0 0 16 0 0 0 0 12 -          ! Byte arrays are equal.

```

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT File: Perq.Routine.1 Perq Microcode Page 39

Routine StrCmp.

Abstract:

StrCmp compares two strings. After the call to StrCmp, the Eq, Neq, Leq, Lss, Geq, and Gtr condition codes can be used to check the results of the comparison. The strings must be word aligned.

Environment:

(Tos) = Byte offset for String0.
 (Tos-1) = Word address of String0.
 (Tos-2) = Byte offset for String1.
 (Tos-3) = Word address of String1.

Result:

Stack popped three times.
 ALU result = String0 compared with String1.

Calls:

GetSrcDst, GetSrc, GetDst, VectSrv.

```

3044 2765 0 0 6 0 0 0 3 12 100 0 1 2746      ! get string pointers

```

```

3045 2766 55 1 6 1 1 0 12 3 12 10 0 3 - ! skip length bytes
3046 2767 65 1 6 1 1 0 12 3 11 310 0 3 - ! if strings equal up to
3047 3067 66 56 6 0 0 0 16 0 4 312 0 3 - ! get next character
3050 3065 30 56 6 0 1 0 1 3 12 7 17 3 3052 ! compare lengths, save d
3051 3066 30 66 6 0 1 0 1 3 12 7 0 3 ! if src is shorter
! Compare the strings, tmp is length of shorter string.
! if strings equal up to
! get next character
! get next character
StrCmp1: If Eq1 Goto(StrCmp3);
Call(GetSrc);
Call(GetDst);
dstByte - srcByte, if Intrapend Goto(StrCmp5);
! if characters are not e
StrCmp2: If Neq Goto(StrCmp4);
tmp := tmp - 1, Goto(StrCmp1);
! count the character.
! Strings are equal up to length of shorter string, return with
! condition codes set for length comparison.
StrCmp3: Tos, Return;
! Strings are not equal, return with condition codes set for cha
! comparison.
StrCmp4: dstByte - srcByte, Return;
! Serve an Interrupt.
StrCmp5: Call(VectSrv);
dstByte - srcByte, Goto(StrCmp2);
Perq.Micro - Perq Q-Code Interpreter microcode 40
VA PA X Y A B W H AL F SF Z CN JP VT
3062 3071 0 0 6 0 0 0 0 3 17 236 0 1 3331
3063 3072 66 56 6 0 0 0 16 3 12 3 0 3 3056
$Title Call and return routines.
Perq.Micro - Perq Q-Code Interpreter microcode 41
VA PA X Y A B W H AL F SF Z CN JP VT
! Routine C11Sub.
! Abstract:
! C11Sub is a common routine used by the call opcodes to build t
! activation record and set up the new pointers (GP, AP, TP, etc
Environment:
tmp = New routine number.
tmp5 = New code segment number.
tmp6 = New code base.
tmp7 = New global pointer.
tmp11 = Length of call instruction (for PCBackup).

```

S = Routine to jump to on stack overflow.

Result: New activation record built.
Code state pointers saved in ACB.
Expression stack saved in ACB.
Code state pointers updated.

Calls: GetLL, GetSL, SvStk, VectSrv, S.

Routine C11V.

Abstract: C11V is a common routine used to make a call to a routine desc by a variable routine descriptor. C11V builds the new activation record and set up the new pointers (GP, AP, TP, etc.).

Environment:
tmp = New routine number.
tmp5 = New code segment number.
tmp6 = New code base.
tmp7 = New global pointer.
tmp10 = New static link.
tmp11 = Length of call instruction (for PCBackup).
S = Routine to jump to on stack overflow.
First half of routine dictionary entry fetched and readable on

Result: New activation record built.
Code state pointers saved in ACB.
Expression stack saved in ACB.
Code state pointers updated.

Calls: SvStk, VectSrv, S.

C11Sub: Call and return routines.
File: Perq.Routine.1 Perq Microcode Page 42

Get the new static link.

tmp4 := tmp6;
tmp10 := tmp; Call(GetLL);
tmp2 := Md1 - 2;
tmp3 := tmp1; if Leq Goto(C11Sub3);
tmp4 := CB; ! new code base (for GetL
! get new lexical level
! save address of LL in R
! if calling a top-level
! current codebase

Perq.Micro	Perq	Q-Code	Interpreter	microcode	VA	PA	X	Y	A	B	W	H	AL	F	SF	Z	CN	JP	VT
3064	3047	34	36	6	0	1	0	1	3	11	302	0	3	-	-	-	-	-	-
3065	3075	40	30	6	0	1	0	1	3	12	133	0	1	2707	-	-	-	-	-
3066	3076	32	2	3	1	0	16	3	11	300	0	3	-	-	-	-	-	-	-
3067	3077	33	31	6	0	1	0	1	3	11	220	11	3	3155	-	-	-	-	-
3070	3100	34	6	6	0	1	0	1	3	11	276	0	3	-	-	-	-	-	-

```

3071 3101 40 10 6 0 1 0 1 3 12 133 0 1 2707
3072 3102 32 2 6 1 1 0 14 3 11 324 0 3 -
3073 3053 31 32 3 0 1 0 16 3 15 225 0 3 -
3074 1152 40 3 6 0 1 0 1 3 12 121 17 1 2722
3075 1153 33 5 6 1 0 0 16 1 12 216 0 3 -

```

```

! get current LL
! new lex level
! current LL - new LL
! (typically positive)
! if not calling deeper, new
! if calling deeper, new
! get 1st half of RD, entr

tmp10 := RN, Call(GetLL);
tmp2 := tmp2 + 2;
tmp1 := Mdf - tmp2;

tmp10 := AP, If Geq Call(GetSL);
tmp3 := RDLL, Fetch4;
! Call variable routine entry point.
! C11V:
  Tos := TP + 1, Push;
  tmp1 := Mdf + SB;
  tmp2 := Mdf;
  tmp3 := Mdf;
  tmp4 := Mdf;
! Check for stack overflow.
  tmp12 := TP;
  TP := Tos + tmp3;
  TP := TP + 3;
  TP := TP and not 3, If Intrapend Call(VectSrv); ! new AP
  TP := TP + ACBReserve;
  SL - TP;
  TP := TP - ACBReserve, If C19 Goto(C11Sub4); ! If stack overf
! Build new ACB.
  C11Sub2: LP := Tos - tmp2, Pop;
  tmp2 := TP;
  TP, Store4;
  tmp10 - SB;
  LP - SB;
  AP - SB;
  GP - SB;
  CRO - 1;
  CRO := 0, If neq Goto (C11Sub2A);
  tmp13 := Note1, Goto(C11Sub2B);
  C11Sub2A: tmp13 := Ustate and 17;
  UPC - CB, LeftShift(1);
  tmp13 := Shift + tmp13;
  C11Sub2B: TP := TP + 4, Store4;
  tmp12 - tmp1;
  CS;
  tmp13;
  RN;
  RN := tmp;
  CS := tmp5, If Intrapend Call(VectSrv);
  Call and return routines.
  File: Perq.Routine.1 Perq Microcode Page

```

```

3103 3105 42 17 6 0 1 0 1 3 11 271 0 3 -
3104 3106 17 33 7 0 1 0 14 3 11 270 0 3 -
3105 3107 17 3 6 1 1 0 14 3 11 267 0 3 -
3106 3110 17 3 6 1 1 0 5 3 17 236 2 1 3331
3107 3111 17 32 6 1 1 0 14 3 11 265 0 3 -
3110 3112 13 17 6 0 0 0 16 3 11 263 0 3 -
3111 3114 17 32 6 1 1 0 16 3 11 217 5 3 3156

```

```

! new LP = local pointer
! new AP = activation pointer
! new SL = static link
! new LP = local pointer
! new DL = dynamic link =
! new GL = global link =
! Test control register
! If normal, go to usual
! Else reset return address
! Calculate return address
! Store return address in
! new TL = top link = old
! return CS = code segmen
! RA = return address
! RR = return routine num
! new RN = routine number
! new CS = code segmen

```

```

3112 3115 5 32 7 0 1 0 16 0 5 264 0 3 -
3113 3117 17 0 6 0 0 0 1 3 11 260 0 3 -
3114 3117 17 0 6 0 0 0 1 13 261 0 3 -
3115 3116 40 7 6 0 0 0 16 3 11 257 0 3 -
3116 3120 5 7 6 0 0 0 16 3 11 256 0 3 -
3117 3121 3 7 6 0 0 0 16 3 11 255 0 3 -
3120 3122 4 7 6 0 0 0 16 3 11 254 0 3 -
3121 3123 150 1 6 1 0 0 16 3 11 253 0 3 -
3122 3124 150 0 6 1 1 0 1 3 11 251 10 3 3124
3123 3125 43 151 6 0 1 0 1 3 11 245 0 3 3127
3124 3126 43 17 5 1 1 0 4 3 11 250 0 3 -
3125 3127 16 6 6 0 0 0 16 2 0 340 0 16 -
3126 3130 43 43 0 0 1 0 14 3 11 245 0 3 -
3127 3132 17 4 6 1 1 0 14 1 13 246 0 3 -
3130 3131 42 31 6 0 0 0 16 3 11 244 0 3 -
3131 3133 11 0 6 0 0 0 0 3 11 243 0 3 -
3132 3134 43 0 6 0 0 0 0 3 11 242 0 3 -
3133 3135 10 0 6 0 0 0 0 3 11 241 0 3 -
3134 3136 10 30 6 0 1 0 1 3 11 237 0 3 -
3135 3140 11 35 6 0 1 0 1 3 17 236 2 1 3331
Perq.Micro - Perq O-Code interpreter microcode
VA PA X Y A B W H A L F SF Z CN JP VT
File: Perq.Routine.1 Perq Microcode Page

```

```

3136 3141 17 4 6 1 1 0 14 1 17 235 0 3 -
3137 3137 0 0 6 1 0 0 1 3 11 235 0 3 -
3140 3142 6 36 6 0 1 0 1 3 11 234 0 3 -
3141 3143 3 32 6 0 1 0 1 3 11 230 0 3 -

! Save the expression stack.

3142 3147 30 0 6 1 1 0 3 3 17 236 2 1 3331
3143 3150 17 1 6 1 1 0 14 3 11 214 0 1 3160
3144 3151 17 30 6 0 0 0 16 1 17 232 0 3 -
3145 3145 30 0 6 0 0 0 0 3 17 236 2 1 3331

3146 3146 17 1 6 1 1 0 14 1 17 233 0 3 -
3147 3144 151 0 6 0 0 0 0 3 11 225 0 3 -
3150 3152 151 0 6 1 1 0 1 3 11 224 0 3 -

3151 3153 4 37 6 0 1 0 1 3 11 221 0 3 -

! Set up new PC.

! ----- The following instruction is a good place to set a breakpoint.
! ----- RN, and UPC have their new values, although BPC doesn't yet.

3152 3156 34 7 6 1 0 0 4 0 13 223 0 3 -
3153 3154 34 7 6 1 0 0 5 2 10 341 0 16 -
3154 3155 16 6 0 0 1 0 14 0 0 0 0 12 -

! Set SL for top-level routines: LL <= 2.

3155 3157 40 7 6 0 1 0 1 3 15 224 0 3 3075 C11Sub3: tmp10 := SB, Goto(C11Sub1); ! static link is not used

! Signal a stack overflow. Restore both stacks.

3156 3160 150 0 6 1 1 0 1 3 11 216 0 3 -
3157 3161 17 42 6 0 1 0 1 0 5 0 1 7 - C11Sub4: CRO := 0; ! Make sure abort goes ok
TP := tmp12, Pop, GotoS;

Perq_Micro - Perq Q-Code Interpreter microcode File: Perq.Routine.1 Perq Microcode Page 44
VA PA X Y A B W H A L F S F Z C N J P VT

! Routine SaveStack.
-----
Abstract: SaveStack saves the expression stack in the activation control
Environment:
TP = First word address of the saved stack (length word + 1).
tmp = -1.
Result:
Expression stack pushed onto memory stack.
tmp = Number of saved words.

```

```

SaveStack: UState and 1000;      | extract StackEmpty field
            tmp := tmp + 1, If Eql Return; | bottom of stack reached
            TP := TP + 1, Store;
            Tos, Pop, Goto(SaveStack);
            | store a word
(*****

```

```

3160 3163 0 0 5 1 0 0 4 0 0 2 0 16 -
3161 3164 30 1 6 1 1 0 14 0 0 0 15 12 -
3162 3165 17 1 6 1 1 0 14 1 17 215 0 3 -
3163 3162 0 0 7 0 0 0 0 0 5 214 0 3 3160

```

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

```

```

Call and return routines.
File: Perq.Routine.1 Perq Mjcode Page 45

```

Routine RestoreStack.

```

Abstract:
RestoreStack restores the expression stack from the ACB prior
returning from a routine.

```

```

Environment:
Expression stack empty.

```

```

Result:
Expression stack restored.

```

```

Calls:
VectSrv.

```

RestoreStack: AP + ACBStackSize, Fetch;

```

tmp1 := AP;
tmp1 := tmp1 + ACBSaveStack;
tmp2 := Mdl;
tmp1 := tmp1 + tmp2, If Eql Return; | number of saved words 0
Restore: tmp1 := tmp1 - 1, Fetch; | if no words to restore
tmp2 := tmp2 - 1, Push, If IntrPend Goto(Restore2);
Tos := Mdl, If Gtr Goto(Restore1);
Return;

```

| Serve an interrupt.

```

Restore2: tmp1 := tmp1 + 1, Call(VectSrv);
Pop, tmp2 := tmp2 + 1, Goto(Restore1);
(*****)

```

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

```

```

Call and return routines.
File: Perq.Routine.1 Perq Microcode Page 46

```

Routine RetExit.

Abstract:

RetExit is used when a RETURN instruction finds that the return address is zero. This means that the return address is the exit point of the routine.

Result: PC set to exit point of current routine.
 Calls: VectSrv.

RetExit: CB, Fetch; ! fetch dictionary address
 Hold, RN, LeftShift(3);
 Hold, tmp1 := Shift + CB;
 Hold, tmp1 := tmp1 + REXIT;
 Hold, Mdi + tmp1, Fetch;
 BPC := Mdi and 7; RightShift(1);
 Mdi and not 7;
 UPC := Shift + CB, Return;

Perq_Micro - Perq_0-Code Interpreter microcode
 File: Perq.Routine.1 Perq_Microcode Page 47

Route Line ExSub.

Abstract:
 ExSub is used by EXIT and EXGO to get the target segment number from the opcode/operand stream and set return address to zero in the memory stack.

Environment:
 Segment and routine numbers are in the opcode/operand stream.
 tmp2 = Target AP.

Result:
 Appropriate return addresses set to zero.

Calls:
 WordParm, XSTMap, VectSrv.

3164	3170	6	0	6	0	0	0	0	1	16	211	0	3	
3165	3166	10	0	6	0	0	1	0	2	0	300	0	16	
3166	3167	31	6	0	0	1	14	3	11	206	0	3		
3167	3171	31	4	6	1	1	14	3	11	203	0	3		
3170	3174	0	3	1	3	0	0	1	14	1	16	205	0	3
3171	3172	0	7	3	1	0	0	4	2	13	341	0	16	
3172	3175	0	7	3	1	0	0	5	3	11	202	0	3	
3173	3175	16	6	0	0	1	0	14	0	0	0	0	12	

Perq_Micro - Perq_0-Code Interpreter microcode
 File: Perq.Routine.1 Perq_Microcode Page 47

3174	3176	0	0	6	0	0	0	0	3	10	255	0	1	3541
3175	3177	30	30	0	0	1	0	14	3	12	175	0	1	2726
3176	3200	31	0	1	0	1	0	0	3	17	164	4	3	3513
3177	3201	30	11	6	0	0	0	16	3	11	175	0	3	-
3200	3202	32	3	6	0	1	0	1	3	11	171	10	3	3203
3201	3203	31	10	6	0	0	0	16	3	11	172	0	3	-
3202	3205	0	0	6	0	0	0	0	0	0	0	0	15	12
3203	3206	32	6	6	1	0	0	14	1	17	173	0	3	-
3204	3204	0	0	6	1	0	0	1	3	11	167	0	3	-

ExSub: Call(WordParm); ! get ISN
 tmp := Shift + tmp, Call(XSTMap); ! convert to XSN
 tmp1 := NextOp; ! get routine number
 tmp - CS;
 tmp2 := AP, if Neq Goto(ExSub1); ! if different code segment
 tmp1 - RN;
 if Eq1 Return; ! if current routine
 ExSub1: tmp2 + ACBRA, Store; ! set a return address to 0;

```

3205 3210 0 0 6 0 0 0 0 3 17 236 2 1 3331
3206 3211 32 5 6 1 0 0 14 1 16 170 0 3 -
3207 3207 0 30 3 0 0 0 16 3 11 164 0 3 -
3210 3213 0 0 6 0 0 0 0 3 11 160 10 3 3214
3211 3214 32 7 6 1 0 0 14 1 16 165 0 3 -
3212 3212 0 31 3 0 0 0 16 3 11 161 0 3 -
3213 3216 0 0 6 0 0 0 0 0 0 15 12 -
3214 3217 32 2 6 1 0 0 14 1 16 162 0 3 -
3215 3215 32 7 3 0 1 0 14 3 11 171 0 3 3203

```

```

If IntrPend Call(VectSrv);
tmp2 + ACBRS, Fetch;
Md1 - tmp;
If Neq Goto(ExSub2);
tmp2 + ACBRR, Fetch;
Md1 - tmp1;
If Eq1 Return;
ExSub2: tmp2 := ACBDL, Fetch;
tmp2 := Md1 + 5B, Goto(ExSub1);

```

```

! get return segment numb
! If segment numbers don'
! get return routine numb
! If routine numbers matc
! get next ACB

```

\$Title Error processing routines.

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

```

```

Error processing routines.
File: Perq.Routine.1 Perq Microcode Page 48

```

Routine ChkOvr.

```

Abstract:
ChkOvr signals a ErrInxCas error. ChkOvr is not called, rath
is jumped to. It exits to RunError0.

```

```

Result:
tmp2 = ErrInxCas.

```

```

Calls:
RunError1.

```

```

3216 3220 32 12 6 1 1 0 1 3 14 51 0 3 3253
ChkOvr: tmp2 := ErrInxCas. Goto(RunError0);

```

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

```

```

Error processing routines.
File: Perq.Routine.1 Perq Microcode Page 49

```

Routine ChkStk.

```

Abstract:
ChkStk checks to be sure that N words can be pushed onto the m
stack without overflowing. If the words will not fit, ChkStk
to the address in the 2910's S register.

```

```

Environment:
tmp10 = Number of words.
S = Address of stack overflow handler.

```

```

Result:
tmp10 unchanged.

```

Calls: VectSrv.

```
3217 13 40 17 6 0 1 0 14 3 11 155 0 3 3221 ChkStk: tmp10 := tmp10 + TP, Goto(ChkStk2);  
3220 3221 0 0 6 0 0 0 0 3 17 236 0 1 3331 ChkStk1: Call(VectSrv); | serve an interrupt  
3221 3222 13 40 6 0 0 0 16 3 11 156 2 3 3220 ChkStk2: SL - tmp10, If IntrlPend Goto(ChkStk1);  
3222 3223 40 17 6 0 1 0 16 3 11 152 5 3 3224 tmp10 := tmp10 - TP, If C19 Goto(ChkStk3); | if no room  
3223 3224 0 0 6 0 0 0 0 0 0 0 0 0 12 Return; | there's room, so return
```

| No room, signal error by jumping to S.

ChkStk3:GotoS;

N

Perq.Micro. Perq Q-Code Interpreter microcode Error processing routines. File: Perq.Routine.1 Perq Microcode Page 50
VA PA X Y A B W H AL F SF Z CN JP VT

Routine ErrCall.

Abstract:

ErrCall initiates the raising of an exception by calling routine Raise in segment ExcCS (procedure Raise in module Except). The caller pushes parameters to the exception. (if any) onto the memory stack before calling ErrCall. ErrCall is jumped to and exits to RefillJump. If the Except module has not been initialized non-resident, or a stack overflow happens while calling Raise transfer to Busted.

Environment:

tmp3 = ParameterSize = Number of words of parameters.
ExcCS = Segment number of the Except module.
ExcGP = Global pointer of the Except module.
tmp1 = Segment number of the exception.
tmp2 = Routine number of the exception.

Result:

Micro level call stack cleared.
Four words pushed on the memory stack.
Memory(TP - 0) = PStart = TP - 3 - ParameterSize.
Memory(TP - 1) = PEnd = TP - 3.
Memory(TP - 2) = ER = tmp2.
Memory(TP - 3) = ES = tmp1.
tmp10 unchanged.
ExcCS unchanged.
ExcGP unchanged.
tmp1 unchanged.

Calls: ChkSeg, C11Sub, RefillJump, VectSrv.

Design: If the Except module has not been initialized, ExcCS = 0. Sin segment 0 is guaranteed to be non-resident, we need not make a separate check for ExcCS = 0.

```

3225 3245 17 1 6 1 1 0 14 1 17 134 0 3
3226 3243 31 0 6 0 0 0 3 17 377 0 17
3227 3244 17 7 6 0 0 0 16 0 4 135 0 3
3230 3242 17 1 6 1 1 0 14 1 17 137 0 3
3231 3240 32 0 6 0 0 0 0 3 17 377 0 17
3232 3241 17 1 6 1 1 0 14 1 17 141 0 3
3233 3236 0 33 7 0 0 0 16 3 17 377 0 17
3234 3237 17 1 6 1 1 0 14 1 17 142 0 3
3235 3235 0 0 7 0 0 0 0 0 5 151 0 3
3236 3226 35 14 6 0 1 0 1 3 17 377 0 17
3237 3227 30 35 6 0 1 0 1 3 12 147 0 1 2671
3240 3230 36 30 6 0 1 0 1 3 11 53 6 3 4042
3241 3231 30 0 6 1 1 0 1 3 11 53 0 14 4042
3242 3232 37 15 6 0 1 0 1 3 17 377 0 17
3243 3233 37 7 6 0 1 0 14 3 11 330 0 1 3064
3244 3234 0 0 6 0 0 0 0 3 10 261 0 3 3525
Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H A L F S F Z C N J P VT

```

```

ErrCall: TP := TP + 1, Store;
          tmp1, ThreeWayBranch(O);
          Tos := TP - SB, Push;
          TP := TP + 1, Store;
          tmp2, ThreeWayBranch(O);
          TP := TP + 1, Store;
          Tos - tmp3, ThreeWayBranch(O);
          TP := TP + 1, Store;
          Tos, Pop;
          tmp5 := ExcCS, ThreeWayBranch(O);
          tmp := tmp5, Call(ChkSeg);
          tmp6 := tmp, if Odd Goto(Busted);
          tmp := RNRaise, LoadS(Busted);
          tmp7 := ExcGP, ThreeWayBranch(O);
          tmp7 := tmp7 + SB, Call(CllSub);
          Goto(Ref11Jump);
Error processing routines.
File: Perq.Routine.1 Perq Microcode Page 51

```

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H A L F S F Z C N J P VT

```

```

Error processing routines.
File: Perq.Routine.1 Perq Microcode Page 52

```

Routine PCBackup.

Abstract:
PCBackup sets the Q-code program counter back N bytes. This is used when a recoverable error is detected (e.g. segment fault). The PC is set back in order that the instruction can be re-executed after the error condition is cleared.

Environment:
tmp11 = Number of bytes.

Result:
tmp = New program counter as byte offset from code base.
UPC set back.
BPC set back.

Calls:
VectSrv.

```

PCBackup: tmp := UState and 17;
           UPC, LeftShift(1);
           tmp := Shift + tmp, if IntrPend Call(VectSrv); 1 full byte PC
           tmp := tmp - tmp1, RightShift(1); 1 new byte program counte
           UPC := Shift and not 3; 1 set UPC back
           BPC := tmp and 7, Return; 1 set BPC back

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Error processing routines.
File: Perq.Routine.1 Perq Microcode Page 53

Routine RunError, RunErrorO.

Abstract:
RunError is called when the microcode wants to raise an except
The caller pushes parameters to the exception (if any) onto th
memory stack before calling RunError. RunError is jumped to a
exits to ErrCall. The variant of RunError that is called depe
on how many words of parameters were pushed on the memory stac
RunErrorO is called when 0 words were pushed. If parameters w
pushed onto the memory stack, RunError can be called with Para
in tmp3.

Environment:
tmp3 = ParameterSize = Number of words of parameters (if call
RunError, not RunErrorO.
ExcCS = Segment number of the Except module.
ExcGP = Global pointer of the Except module.
tmp2 = Error number = Routine number of the exception.

Result:
tmp3 unchanged.
ExcCS unchanged.
ExcGP unchanged.
tmp2 unchanged.
tmp1 = ExcCS.

Calls:
ErrCall.

RunErrorO: tmp3 := 0;
Loc(RunError), tmp1 := ExcCS, Goto(ErrCall);

3253 1726 33 0 6 1 1 0 1 3 16 176 0 3
3254 601 31 14 6 0 1 0 1 3 11 132 0 3 3225

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Error processing routines.
File: Perq.Routine.1 Perq Microcode Page 54

Routine SASErr.

Abstract:
SASerr causes the ErrStrLong error.

Result:
tmp2 = ErrStrLong.

Calls:
RunError0.

SASerr: tmp2 := ErrStrLong, Goto(RunError0);

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Error processing routines.
File: Perq.Routine.1 Perq Microcode Page 55

Routine SegFault.

Abstract:

SegFault signals a segment fault error. If SegFault is called
STLATE, two segment numbers are passed. Otherwise, tmp5 conta
segment number, and SegFault is entered at SegFault1.

Environment:

tmp5 = First segment number.
tmpstk0 = Second segment number.
tmp11 = Amount to back up the program counter.

Result:

Program counter backed up.
Four words pushed onto the memory stack.
Memory(TP - 0) = Code segment number.
Memory(TP - 1) = Stack segment number.
Memory(TP - 2) = Second segment number.
Memory(TP - 3) = First segment number.
Segment fault error signalled.

Calls:

PCBackup, RunError.

SegFault1: tmpstk0 := tmp5;
SegFault: TP := TP + 1, Store;

tmp5;

TP := TP + 1, Store;

tmpstk0;

TP := TP + 1, Store;

SS;

TP := TP + 1, Store;

CS;

3256	3255	70	35	6	0	1	0	1	3	11	120	0	3	-
3257	3257	17	1	6	1	1	0	14	1	17	121	0	3	-
3260	3256	35	0	6	0	0	0	0	3	11	116	0	3	-
3261	3261	17	1	6	1	1	0	14	1	17	117	0	3	-
3262	3260	70	0	6	0	0	0	0	3	11	114	0	3	-
3263	3263	17	1	6	1	1	0	14	1	17	115	0	3	-
3264	3262	12	0	6	0	0	0	0	3	11	112	0	3	-
3265	3265	17	1	6	1	1	0	14	1	17	113	0	3	-
3266	3264	11	0	6	0	0	0	0	3	11	111	0	3	-

3267 3266 33 4 6 1 1 0 1 3 11 131 0 1 3245
 3270 3267 32 4 6 1 1 0 1 3 16 176 0 3 -

tmp3 := 4, Call(PCBackup);
 tmp2 := ErrSegmentFault, Goto(RunError);

Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

Error processing routines.
 File: Perq.Routine.1 Perq Microcode Page 56

Routine StkOv:
 Abstract:
 StkOv signals a stack overflow error.
 Environment:
 tmp11 = Amount to back up the program counter.
 Result:
 Program counter backed up.
 Stack overflow error signalled.
 Calls:
 PCBackup, RunErrorO.

Routine StkOvPop:
 Abstract:
 StkOvPop signals a stack overflow error after popping the expr
 stack.
 Environment:
 tmp11 = Amount to back up the program counter.
 Result:
 Stack popped.
 Program counter backed up.
 Stack overflow error signalled.
 Calls:
 PCBackup, RunErrorO, SetQState.

3271 441 0 0 6 0 0 0 0 0 5 335 0 3 -
 3272 442 0 0 6 0 0 0 0 3 11 131 0 1 3245
 3273 443 30 100 6 1 1 0 1 3 11 107 0 3 -
 3274 3270 0 0 6 0 0 0 0 3 12 177 0 1 -
 3275 3271 13 170 6 1 1 0 14 0 0 1 0 16 -
 3276 3272 32 5 6 1 1 0 1 3 14 51 0 3 3253

StkOvPop: Pop;
 StkOv: Call(PCBackup);
 tmp := 100;
 Call(SetQState);
 SL := SL + StackLimit;
 tmp2 := ErrStackOverflow, Goto(RunErrorO);

!(must be separate line of
 ! set stack limit (SL)
 ! add a little extra to W

Perq.Micro - Perq Q-Code Interpreter microcode Error processing routines.

Routine UOP.

Abstract:
 UOP signals an ErrUndfQcd error.
 Result:
 tmp2 = ErrUndfQcd.
 Calls:
 RunErrorO.

3277 3273 32 14 6 1 1 0 1 3 14 51 0 3 3253 UOP: tmp2 := ErrUndfQcd, Goto(RunErrorO);

\$Title Interrupts: Microcode level and Pascal level.

Perq.Micro - Perq Q-Code interpreter microcode
 VA PA X Y A B W H A L F S F Z C N J P V T File: Perq.Routine.1 Perq Microcode Page 58

Routine UserSrv.

Abstract:
 UserSrv serves Pascal level interrupts by calling the appropriate Pascal level interrupt service routine.
 Environment:
 UserIntr bits 0..14 non-zero. That is, UserIntr > 0.
 Result:
 One interrupt served.
 Calls:
 ChkSeg, C11V, Ref111Jmp, VectSrv, StkOv.

Design:
 It is assumed that:
 1) The segment with the interrupt handler is always resident.
 2) The table with variable routine descriptors (IntTab) is quadword aligned.

3300	3277	30	20	6	0	1	0	1	3	11	77	0	3
3301	3300	30	377	6	1	0	0	4	3	11	76	0	3
3302	3301	64	0	6	1	1	0	1	3	11	75	0	3

UserSrv: tmp := UserIntr;
 tmp and 377;
 dst := 0, Goto(UserSrv1);

```

!*****
!***** if Neq Goto(Usersrv1);
!***** userIntr, RightShift(10);
!***** tmp := Shift;
!***** tmp := Shift;
UserSrv1: if IntrPend Call(VectSrv);
tmp, RightShift(1);
tmp := Shift, if Odd Goto(Usersrv2);
dst := dst + 1, Goto(Usersrv1);
!
! Bit found, index into IntTab by the bit position to get the r0
! descriptor for the interrupt handler.
UserSrv2: dst, LeftShift(2);
Shift + IntPtr, Fetch4;
UserIntr := UserIntr or 100000;
tmp11 := 0, LoadS(Stk0v);
tmp5 := Mdl;
tmp7 := Mdl + SB;
tmp2 := Mdl;
tmp10 := Mdl + SB;
tmp := tmp5, Call(ChkSeg);
tmp6 := tmp, Fetch, if Odd Goto(Busted);
! if not resident
Hold, tmp := tmp2, LeftShift(3);
Hold, tmp1 := Shift + tmp6;
Hold, Mdl + tmp1, Fetch4;
Call(Cltv);
dst, LeftShift(4);
Shift or 17, ShiftOnR;
1;
UserIntr := Shift xor UserIntr, Goto(RefillJmp);
! enter rout

```

3303	3302	0	0	6	0	0	0	0	0	3	17	236	2	1	3331
3304	3303	30	0	6	0	0	0	0	2	0	341	0	16	-	-
3305	3304	30	0	0	0	1	0	0	3	11	66	6	3	3307	-
3306	3305	64	1	6	1	1	0	14	3	11	75	0	3	3303	-
3307	3311	64	0	6	0	0	0	0	2	0	320	0	16	-	-
3310	3312	0	21	0	0	0	14	1	12	71	0	3	-	-	-
3311	3306	20	0	6	1	1	0	7	0	200	0	16	-	-	-
3312	3307	41	0	6	1	1	0	1	3	16	335	0	14	3272	-
3313	3310	35	0	3	0	1	0	0	3	11	64	0	3	-	-
3314	3313	37	7	3	0	1	0	14	3	11	63	0	3	-	-
3315	3314	32	0	3	0	1	0	0	3	11	62	0	3	-	-
3316	3315	40	7	3	0	1	0	14	3	11	52	0	3	-	-
3317	3325	30	35	6	0	1	0	1	3	12	147	0	1	2671	-
3320	3326	36	30	6	0	1	0	1	1	16	53	6	3	4042	-
3321	3327	30	32	6	0	1	1	1	2	0	300	0	16	-	-
3322	3330	31	36	0	0	1	1	14	3	11	42	0	3	-	-
3323	3335	0	31	3	0	0	1	14	1	12	45	0	3	-	-
3324	3332	0	0	6	0	0	0	0	3	15	216	0	1	3076	-
3325	3333	64	0	6	0	0	0	0	2	0	260	0	16	-	-
3326	3334	0	17	0	1	0	0	7	0	1	46	0	3	-	-
3327	3331	0	1	6	1	0	0	1	3	11	41	0	3	-	-
3330	3336	20	20	0	0	1	0	12	3	10	261	0	3	8525	-

Perq.Micro - Perq Q-Code, Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

Interrupts: Microcode level and Pascal level.
File: Perq.Routine.1 Perq Microcode Page 59

```

! Routine VectSrv.
! Abstract:
! VectSrv serves micro level interrupts by vectoring into the IO
! microcode. VectSrv should be called.
! Environment.
! IntrPend true.
! Result:
! Interrupt served.
! Calls:
! IO microcode.

```

3331 141 0 0 6 0 0 0 0 0 137 0 6
 Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT
 Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT
 Perq.Micro - Perq Q-Code Interpreter microcode
 VA PA X Y A B W H AL F SF Z CN JP VT

VectSrv: Vector(IntVec);
 Interrupts: Microcode level and Pascal level. 60
 File: Perq.Micro Perq Microcode Page

\$No11st
 Miscellaneous.
 File: Perq.Micro Perq Microcode Page 61

\$List
 Miscellaneous.
 File: Perq.Thesis Perq Microcode Page 62

\$Include Perq.Thesis | Code used in Thesis

Luc A. Lepine (258009) August 14th, 198

This is implemented in partial fulfillment of my thesis.

This implements the structured programming instructions using micro-
 Using previously undefined op-codes and registers, these routines an
 modified micro-code source implement the following instructions:

```

If <Lvrld1> <Lvrld2>
While <Lvrld>
Repeat

```

All these instructions require the evaluation of a boolean-expression
 The result of this expression must be on the Top Of Stack when the
 instruction is executed. If the TOS is not 'true' or 'false' then a
 type error, exactly the same as the one for conditional branches, is
 raised.

For simplicities sake, the following restrictions and conventions ap

- (1) An LVRD instruction is used for the procedure addresses. This
 us to check to make sure the correct type of information follo
 op-code is a branch is to be taken. For the <If> instruction,
 instruction may be replaced by a <No-op> instruction. This all
 proper implementation of null 'else' and 'then' clauses.
- (2) The instruction <Note> is used to delimit the range of <While>
 <Repeat> instructions. Because a boolean-expression may contain
 a function which changes variables, a <No-op> is allowed as th
 <LVRD> for a <While> instruction.
- (3) The value of true is 1, of false is 0. This is defined in
 set true/false in Perq.Routine.1
- (4) Until the information created by a Note instruction can be pla

In an ACB when a procedure is called, the <Repeat> instruction be nested. This does not matter for the <If> instruction and <While> instruction places the information in the ACB as the return address.

- (5) An ErrInxCASE exception will be raised if the instruction(s) of a While or If-Then-Else instruction is/are not the one(s) expected.
- (6) An ErrStrIndx exception will be raised if the Note instruction not been executed prior to the execution of a While or Repeat instruction in a procedure.

Perq.Micro - Perq O-Code Interpreter microcode File: Perq.Thesis Perq Microcode Page 63

This routine performs the IF operation. If TOS is true the 1st instruction is used to obtain the address of the procedure. If is false the 2nd instruction is used to obtain the address of procedure. A branch to CALLV is then made to perform the routine unless the instruction was a NOOP.

3705	1274	0	0	6	0	0	0	3	10	113	0	3		OpCode(AIF), Nop;
3706	3664	0	0	6	0	0	0	3	10	103	0	1	3716	! Validate the TOS; Test value.
3707	3665	0	0	6	0	0	0	3	10	106	15	3	3713	! If Tos = false, 2nd LVRD is us
3710	3666	0	0	6	0	0	0	3	10	63	0	1	3736	! Load the 1st LvrD
3711	3667	0	0	6	0	0	0	3	10	74	0	1	3725	! The 2nd LvrD is null
3712	3670	0	0	6	0	0	0	3	10	55	0	3	3744	! Now DO CallV
3713	3671	0	0	6	0	0	0	3	10	74	0	1	3725	! The 1st LvrD is null
3714	3672	0	0	6	0	0	0	3	10	63	0	1	3736	! Load the 2nd LvrD
3715	3673	0	0	6	0	0	0	3	10	55	0	3	3744	! Now DO CallV

This routine determines whether the value on the top of stack be a boolean value. If not, a range exception is raised else the value of TOS is gated so that the instruction after the CallC if it is true (1) or false (0) ('neq' or 'eq').

3716	3674	155	1	7	1	1	0	4	3	10	102	0	3		
3717	3675	0	155	7	0	0	0	16	3	10	101	0	3	! Only valid values on Tos are 0	
3720	3676	0	0	7	0	0	0	0	0	0	0	15	12	! See if it checks	
3721	3677	32	12	6	1	1	0	1	3	14	51	0	3	3253	! All went well, can test gate i

This routine determines if the value in register Note1 has been set, then a range (i.e. zero). If Note1 has been set, then a range

made to the caller: Note1 is undefined if it contains zero.

ChkNote: Note1;
If Neq Return;
tmp2 := ErrStrIndx, GoTo (RunErrorO);

This routine looks at the next instruction and skips by it.
The instruction must be either an LVRD or a NDOOP, else an excep
is raised.

DoNull: Work1 := NextOp;
Work1 - Noop;
Work1 - LvrD, If Eq1 Return: ! If <No-Op>, return (1 byte op-
tmp2 := ErrInxCasE, If Neq GoTo(RunErrorO); ! Else must be <Lv
Work1 := NextOp;
Work1 := NextOp;
Work1 := NextOp;
Work1 := NextOp;
Return; ! <LvrD> is a 5 byte op-code

Miscellaneous.
File: Perq.Thesis Perq Microcode Page 64

This routine looks at the next instruction. If it is a NOOP th
it simply exits. If it is a LVRD then it is performed, else an
exception is raised.

DoLvrD: Work3 := NextOp;
Work3 - Noop;
Work3 - LvrD, If Eq1 Return: ! No-Op is simple
tmp2 := ErrInxCasE, If Neq GoTo (RunErrorO);
CRO := 1, Call(GoLvrD); ! Into special mode, Load the VR
CRO := 0, Return; ! Back to normal, return to call

This routine causes a CALLV instruction to be performed.
it does not return to the caller

DoCallV: Work3 - Noop;
If Neq GoTo (GoCallV);
NextInst(O);

Miscellaneous.
File: Perq.Thesis Perq Microcode Page 65

This instruction notes the offset into the code base of the in

3722	3700	151	0	6	0	0	0	0	3	10	76	0	3	-	
3723	3701	0	0	6	0	0	0	0	0	0	0	10	12	-	
3724	3702	32	10	6	1	1	0	1	3	14	51	0	3	3253	
3725	3703	155	0	1	0	1	0	0	3	17	164	4	3	3513	
3726	3704	155	135	6	1	0	0	16	3	10	72	0	3	-	
3727	3705	155	142	6	1	0	0	16	0	0	0	15	12	-	
3730	3706	32	12	6	1	1	0	1	3	14	51	10	3	3253	
3731	3707	155	0	1	0	1	0	0	3	17	164	4	3	3513	
3732	3710	155	0	1	0	1	0	0	3	17	164	4	3	3513	
3733	3711	155	0	1	0	1	0	0	3	17	164	4	3	3513	
3734	3712	155	0	1	0	1	0	0	3	17	164	4	3	3513	
3735	3713	0	0	6	0	0	0	0	0	0	0	0	12	-	
Perq.Micro	-	Perq	Q-Code	Interpreter	microcode										
VA	PA	X	Y	A	B	W	H	A	L	F	SF	Z	CN	JP	VT

3736	3714	157	0	1	0	1	0	0	3	17	164	4	3	3513	
3737	3715	157	135	6	1	0	0	16	3	10	61	0	3	-	
3740	3716	157	142	6	1	0	0	16	0	0	0	15	12	-	
3741	3717	32	12	6	1	1	0	1	3	14	51	10	3	3253	
3742	3720	150	1	6	1	1	0	1	3	15	213	0	1	1262	
3743	3721	150	0	6	1	1	0	1	0	0	0	0	12	-	
Perq.Micro	-	Perq	Q-Code	Interpreter	microcode										
VA	PA	X	Y	A	B	W	H	A	L	F	SF	Z	CN	JP	VT

3744	3722	157	135	6	1	0	0	16	3	10	54	0	3	-	
3745	3723	0	0	6	0	0	0	0	3	16	357	10	3	1305	
3746	3724	0	0	6	0	0	0	0	0	0	0	377	0	2	
Perq.Micro	-	Perq	Q-Code	Interpreter	microcode										
VA	PA	X	Y	A	B	W	H	A	L	F	SF	Z	CN	JP	VT

following it. This can be used to alter the default return address found in an ACB for a WHILE instruction, and as the ob of a Repeat loop.

N.B. Because of its implementation, Note1 can never be set to zero by this instruction. Therefore if Note1 is zero, it is undefined.

```
OpCode(A>Note),      Note := Ustate and 17;
UPC - CB, LeftShift(1);
Note1 := Shift + Note1,
NextInst(0);
```

Miscellaneous. File: Perq.Thesis Perq Microcode Page 66

This instruction causes a branch to the indicated procedure if expression in TOS is true. The return address is taken from the register set by the NOTE instruction. A special flag is set to indicate to the CALLY routine that the special register is to

```
Call (DoNull);      ! Treat next instruction
NextInst(0);        ! That completes this ins

Call (ChkNote);     ! Make sure Note1 has bee
Call (ChkBool);     ! Verify boolean value on
If Eq! GoTo (FAWhile); ! If false, treat LVRD as
Nop;                ! (Allows Placer to resol
Call (DoLvrD);      ! Else have to do LVRD
CR0 := 1, GoTo (GoCallIV); ! Set flag, perform CALLY
```

Miscellaneous. File: Perq.Thesis Perq Microcode Page 67

This routine causes a branch to the last NOTE instruction exec at this lexical level if the TOS is false.

```
DoRepeat:           JmpOffset := Ustate and 17; ! determine current
UPC - CB, LeftShift(1); !
JmpOffset := Shift + JmpOffset; !
JmpOffset := JmpOffset - Note1; !
JmpOffset := not JmpOffset; ! Negate
JmpOffset := JmpOffset + 1, !
GoTo (AdjustPC); ! and Branch
```

OpCode(ARRepeat), Call (ChkNote); ! Make sure Note1 has bee

VA	PA	X	Y	A	B	W	H	AL	F	SF	Z	CN	JP	VT	Perq Microcode
3747	1260	151	17	5	1	1	0	4	3	10	52	0	3	-	OpCode(A>Note),
3750	3725	16	6	6	0	0	0	16	2	0	340	0	16	-	UPC - CB, LeftShift(1);
3751	3726	151	151	0	0	1	0	14	0	0	377	0	2	-	Note1 := Shift + Note1,
															NextInst(0);
Miscellaneous. File: Perq.Thesis Perq Microcode Page 66															
3752	3727	0	0	6	0	0	0	0	3	10	74	0	1	3725	Call (DoNull);
3753	3730	0	0	6	0	0	0	0	0	0	377	0	2	-	NextInst(0);
3754	1270	0	0	6	0	0	0	0	3	10	77	0	1	3722	OpCode(AWhile),
3755	1271	0	0	6	0	0	0	0	3	10	103	0	1	3716	Call (ChkNote);
3756	1272	0	0	6	0	0	0	0	3	10	50	15	3	3752	Call (ChkBool);
3757	1273	0	0	6	0	0	0	0	3	10	46	0	3	-	If Eq! GoTo (FAWhile);
3760	3731	0	0	6	0	0	0	0	3	10	63	0	1	3786	Nop;
3761	3732	150	1	6	1	1	0	1	3	16	357	0	3	1305	Call (DoLvrD);
															CR0 := 1, GoTo (GoCallIV);
Miscellaneous. File: Perq.Thesis Perq Microcode Page 67															
3762	3733	52	17	5	1	1	0	4	3	10	43	0	3	-	DoRepeat:
3763	3734	16	6	6	0	0	0	16	2	0	340	0	16	-	JmpOffset := Ustate and 17;
3764	3735	52	52	0	0	1	0	14	3	10	41	0	3	-	UPC - CB, LeftShift(1);
3765	3736	52	151	6	0	1	0	16	3	10	40	0	3	-	JmpOffset := Shift + JmpOffset;
3766	3737	52	0	6	0	1	0	2	3	10	37	0	3	-	JmpOffset := JmpOffset - Note1;
															JmpOffset := not JmpOffset;
3767	3740	52	1	6	1	1	0	14	3	10	272	0	3	3503	JmpOffset := JmpOffset + 1,
															GoTo (AdjustPC);
3770	1264	0	0	6	0	0	0	0	3	10	77	0	1	3722	OpCode(ARRepeat), Call (ChkNote);

Call (ChkBool):
 If Eq! GoTo (DoRepeat):
 NextInst(0):

Miscellaneous:
 File: Perq.Init Perq Microcode Page 68

\$Include Perq.Init

\$Title Initialization.

Initialization-
 File: Perq.Init Perq Microcode Page 69

Routine Init.

Abstract:

Init is the endpoint and initialization of the Perq Q-code
 interpreter microcode.

Loc(2400).

Initialize constant registers.

```

tmp := InitBlock;
Where := not 0;
AllOnes := 177777;
SignBit := 100000;
SignXtnd := not 77777;
C1777 := 1777;
C400 := 400;
CRO := 0;
Notel := 0;

```

Initialize no interrupts and interrupts off.

UserIntr := 100000; Interrupts turned off

Z80 state registers for IO microcode.

```

Z80State := 100000;
Z800State := 0;
Z80Status := 0;
Z80WantOutput := 0;
dpyTmp := 6000;
zero := 0, StackReset;

```

```

* 3771 1265 0 0 6 0 0 0 0 3 10 103 0 1 3716
* 3772 1266 0 0 6 0 0 0 0 3 10 44 15 3 3762
* 3773 1267 0 0 6 0 0 0 0 0 0 377 0 2
Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

```

```

Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

```

```

3774 2400 30 0 6 1 1 0 1 0 0 1 0 16
3775 2401 60 377 6 1 1 0 1 0 0 377 0 16
3776 2402 53 0 6 1 1 0 1 0 0 200 0 16
3777 2403 61 377 6 1 1 0 3 0 0 177 0 16
4000 2404 253 377 6 1 1 0 1 0 0 3 0 16
4001 2405 254 0 6 1 1 0 1 0 0 1 0 16
4002 2406 150 0 6 1 1 0 1 3 10 36 0 3
4003 3741 151 0 6 1 1 0 1 3 10 35 0 3
4004 3742 20 0 6 1 1 0 1 0 0 200 0 16
4005 3743 227 0 6 1 1 0 1 0 0 200 0 16
4006 3744 241 0 6 1 1 0 1 3 10 32 0 3
4007 3745 233 0 6 1 1 0 1 3 10 31 0 3
4010 3746 243 0 6 1 1 0 1 3 10 26 0 3
4011 3751 374 0 6 1 1 0 1 0 0 14 0 16
4012 3752 51 0 6 1 1 0 1 0 0 27 0 3

```

```

4013 3750 30 0 6 0 0 0 0 1 14 30 0 3 0 3
4014 3747 35 0 3 0 1 0 0 3 10 24 0 3 0 3
4015 3753 12 0 3 0 1 0 0 3 10 23 0 3 0 3
4016 3754 14 0 6 1 1 0 1 3 10 22 0 3 0 3
4017 3755 15 0 6 1 1 0 1 3 10 21 0 3 0 3
4020 3756 3 7 6 0 1 0 1 3 10 20 0 3 0 3
4021 3757 10 0 6 1 1 0 1 3 10 17 0 3 0 3
4022 3760 11 0 6 1 1 0 1 3 10 16 0 3 0 3
4023 3761 6 0 6 1 1 0 1 3 7 351 0 3 0 3
4024 4026 16 0 6 1 1 0 1 0 13 353 0 3 0 3
4025 4024 30 160 6 1 1 0 1 3 12 177 0 1 0 1
4026 4025 40 7 6 0 1 0 1 3 10 14 0 3 0 3
4027 3763 7 0 6 1 0 0 14 1 16 15 0 3 0 3
4030 3762 17 7 3 0 1 0 14 3 11 54 0 3 0 3
4031 3323 7 1 6 1 0 0 14 1 16 61 0 3 0 3
4032 3316 4 7 3 0 1 0 14 3 11 53 0 14 4042
4033 3317 30 35 6 0 1 0 1 3 12 147 0 1 2671
4034 3320 36 30 6 0 1 0 1 1 16 53 6 3 4042
4035 3321 30 0 6 1 1 1 1 2 10 300 0 16 0 3
4036 3322 31 36 0 0 1 1 14 3 7 344 0 3 0 3
4037 4033 0 31 3 0 0 1 14 1 12 346 0 3 0 3
Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT
4040 4031 37 4 6 0 1 0 1 3 15 216 0 1 3076
4041 4032 0 0 6 0 0 0 0 3 10 261 0 3 3525
4042 3324 0 0 6 0 0 0 0 3 11 53 0 3 4042
Perq.Micro - Perq Q-Code Interpreter microcode
VA PA X Y A B W H AL F SF Z CN JP VT

```

```

tmp, Fetch2;
tmp5 := Mdl;
SS := Mdl;
EXCS := 0;
EXCGP := 0;
AP := SB;
RN := 0;
CS := 0;
CB := 0;
UPC := BPC := 0;
tmp := 160, Call(setQState);
tmp10 := SB;
SB + StkTP; Fetch;
TP := Mdl + SB;
SB + StkGP; Fetch;
GP := Mdl + SB, LoadS(Busted);
tmp := tmp5, Call(ChkSeg);
tmp6 := tmp, Fetch, if Odd Goto(Busted);
if Odd Goto(Busted);
Hold, tmp := InitProc, LeftShift(3);
Hold, tmp := Shift + tmp6;
Hold, Mdl + tmp1, Fetch4;
Initialization.
File: Perq.Init Perq Microcode Page 70
tmp7 := GP, Call(C11V);
Goto(Ref111Jump);
Busted: Goto(Busted);
Initialization.
File: Perq.Micro Perq Microcode Page 71

```

```

! initial code segment nu
! initial stack segment n
! no exception module yet
! main program dynamic 11
! main program return rou
! main program return seg
! main program return cod
! main program return add
! set SB and SL registers
! main program static 11n
! initial top pointer
! initial global pointer
! new codebase
! if not resident: B
! fetch dictionary entry.

```

70

71

\$NoList

The following pages contain the routines which were added or modified to insert the new instructions:

70, 73, 73, 88, 89, 100 through 104 and 104

Appendix C

INSTRUCTION TEST SAMPLE

To properly evaluate the performance of the new instructions, a series of tests were written to attempt to exercise all of the required features. These tests were to exercise both correctly and incorrectly coded instructions. The tests are split into two groups:

1. One test to exercise all the valid sequences of instructions.
2. Eight other tests to exercise invalid instruction coding of parameters for these new instructions.

Please note that some apparent procedures are not procedures but intrinsics. Procedures like statements which cause the compiler to generate code other than procedure calls. The intrinsics used in the test are the following:

1. MakeVRD: This causes the compiler to generate a LVRD instruction and place into its object code at that particular point. The only parameter is the name of a procedure or function.
2. LoadExpr: This causes the compiler to evaluate any expression and leave the result where it normally would be found before the result is assigned to a variable, or used as a parameter. LoadExpr in this

case is used to load the result of a boolean expression. Boolean expression results are always placed on the top of the expression stack.

3. InLineByte: This allows the compiler to insert a byte into the object code at that particular point. The byte to be inserted must be a constant whose value lies between 0 and 255.

Also included is the corresponding object code as disassembled by the QDIS program on the PERQ. The mnemonic table used by this program was altered to include the definition of the four new op-codes. The op-codes should be simple to locate because they all begin with the character '<'.
<

Note that the section of the listing for the program 'TEST.PAS', which occurs first in this appendix, has had the section containing the PERQ op-codes removed. An edited version is contained in appendix A.

What follows is a list of the programs and the results they generated.

Source File Name: Sys:Lepine>TestSys>Test.PAS

Segment File Name: Sys:Lepine>TestSys>Test.SEG

Compiled: 29 Sep 83 11:00:59

```
Line#  Seg#  Proc#
1      0      0:0      0 Program Tests (Input, Output):
2      0      0:0      32
3      0      0:0      32 {
4      0      0:0      32   Luc Lepine (258009)
5      0      0:0      32   This program written to partially fulfill requirements for CSI7999
6      0      0:0      32   This program test the various capabilities of the Structured
7      0      0:0      32   Instructions added in the Perq micro-code.
8      0      0:0      32   All forms of tests are included and documented. The basic
9      0      0:0      32   structure of the program is straight line, except for the
10     0      0:0      32   procedures required for testing purposes.
11     0      0:0      32
12     0      0:0      32 ) Const
13     0      0:0      32
14     0      0:0      32
15     0      0:0      32
16     0      0:0      32
```

The Qcode definitions that are part of the listing have been removed. An abbreviated form of this part of the listing has been placed in Appendix A.

```
18     0      0:0      32
19     0      0:0      32 Var
20     0      0:0      32   I : Integer;
21     0      0:0      32
22     0      1:0      0 Procedure Test(Number:Integer);
23     0      1:0      1 {
24     0      1:0      1   This procedure displays the current test
25     0      1:0      1
26     0      1:0      1 Begin
27     0      1:5      0   WriteLn;
28     0      1:5      0   Write('Test No. ', Number:3, ' - ')
29     0      1:5      7 End;
30     0      1:5      54 Procedure SayTrue;
31     0      0:5      56
32     0      0:5      56 {
33     0      2:0      0   This procedure is called to write 'True !' on the terminal }
34     0      2:0      0
35     0      2:0      0 Begin
36     0      2:5      0   Write ('True !')
37     0      2:5      0 End;
```



```

92      0
93      0
94      0
95      0
96      0
97      0
98      0
99      0
100     0
101     0
102     0
103     0
104     0
105     0
106     0
107     0
108     0
109     0
110     0
111     0
112     0
113     0
114     0
115     0
116     0
117     0
118     0
119     0
120     0
121     0
122     0
123     0
124     0
125     0
126     0
127     0
128     0
129     0
130     0
131     0
132     0
133     0
134     0
135     0
136     0
137     0
138     0
139     0
140     0
141     0
142     0
143     0
144     0
145     0

1      9:D
2      9:5
3      9:5
4      9:5
5      9:5
6      9:5
7      9:5
8      9:5
9      9:5
10     9:5
11     9:5
12     9:5
13     9:5
14     9:5
15     9:5
16     9:5
17     9:5
18     9:5
19     9:5
20     9:5
21     9:5
22     9:5
23     9:5
24     9:5
25     9:5
26     9:5
27     9:5
28     9:5
29     9:5
30     9:5
31     9:5
32     9:5
33     9:5
34     9:5
35     9:5
36     9:5
37     9:5
38     9:5
39     9:5
40     9:5
41     9:5
42     9:5
43     9:5
44     9:5
45     9:5
46     9:5
47     9:5
48     9:5
49     9:5
50     9:5
51     9:5
52     9:5
53     9:5
54     9:5
55     9:5
56     9:5
57     9:5
58     9:5
59     9:5
60     9:5
61     9:5
62     9:5
63     9:5
64     9:5
65     9:5
66     9:5
67     9:5
68     9:5
69     9:5
70     9:5
71     9:5
72     9:5
73     9:5
74     9:5
75     9:5
76     9:5
77     9:5
78     9:5
79     9:5
80     9:5
81     9:5
82     9:5
83     9:5
84     9:5
85     9:5
86     9:5
87     9:5
88     9:5
89     9:5
90     9:5
91     9:5
92     9:5
93     9:5
94     9:5
95     9:5
96     9:5
97     9:5
98     9:5
99     9:5
100    9:5
101    9:5
102    9:5
103    9:5
104    9:5
105    9:5
106    9:5
107    9:5
108    9:5
109    9:5
110    9:5
111    9:5
112    9:5
113    9:5
114    9:5
115    9:5
116    9:5
117    9:5
118    9:5
119    9:5
120    9:5
121    9:5
122    9:5
123    9:5
124    9:5
125    9:5
126    9:5
127    9:5
128    9:5
129    9:5
130    9:5
131    9:5
132    9:5
133    9:5
134    9:5
135    9:5
136    9:5
137    9:5
138    9:5
139    9:5
140    9:5
141    9:5
142    9:5
143    9:5
144    9:5
145    9:5

1000   0
1001   0
1002   0
1003   0
1004   0
1005   0
1006   0
1007   0
1008   0
1009   0
1010   0
1011   0
1012   0
1013   0
1014   0
1015   0
1016   0
1017   0
1018   0
1019   0
1020   0
1021   0
1022   0
1023   0
1024   0
1025   0
1026   0
1027   0
1028   0
1029   0
1030   0
1031   0
1032   0
1033   0
1034   0
1035   0
1036   0
1037   0
1038   0
1039   0
1040   0
1041   0
1042   0
1043   0
1044   0
1045   0
1046   0
1047   0
1048   0
1049   0
1050   0
1051   0
1052   0
1053   0
1054   0
1055   0
1056   0
1057   0
1058   0
1059   0
1060   0
1061   0
1062   0
1063   0
1064   0
1065   0
1066   0
1067   0
1068   0
1069   0
1070   0
1071   0
1072   0
1073   0
1074   0
1075   0
1076   0
1077   0
1078   0
1079   0
1080   0
1081   0
1082   0
1083   0
1084   0
1085   0
1086   0
1087   0
1088   0
1089   0
1090   0
1091   0
1092   0
1093   0
1094   0
1095   0
1096   0
1097   0
1098   0
1099   0
1100   0
1101   0
1102   0
1103   0
1104   0
1105   0
1106   0
1107   0
1108   0
1109   0
1110   0
1111   0
1112   0
1113   0
1114   0
1115   0
1116   0
1117   0
1118   0
1119   0
1120   0
1121   0
1122   0
1123   0
1124   0
1125   0
1126   0
1127   0
1128   0
1129   0
1130   0
1131   0
1132   0
1133   0
1134   0
1135   0
1136   0
1137   0
1138   0
1139   0
1140   0
1141   0
1142   0
1143   0
1144   0
1145   0

1      Begin
2      J := I;
3      InLineByte(ANOTE);
4      LoadExpr(I < 10);
5      InLineByte(AWHILE);
6      MakeVrd(NextI);
7      WriteIn;
8      I := J - 1;
9      End;
10     Procedure TestExit;
11     ( This procedure tests the EXIT instruction and verifies that
12       an exit at a location other than the end of a procedure
13       will still result in the NOTE information being restored )
14     Begin
15       Write('Testing EXIT routine. ');
16       InLineByte(ANOTE);
17       Exit(TestExit)
18     End;
19     ( The main program !
20     Begin
21     {Test the IF structure}
22     Test(1); LoadExpr(True);
23     InLineByte(AIF); MakeVrd(SayTrue); MakeVrd(SayFalse);
24     Test(2); LoadExpr(False);
25     InLineByte(AIF); MakeVrd(SayTrue); MakeVrd(SayFalse);
26     Test(3); LoadExpr(True);
27     InLineByte(AIF); InLineByte(NOOP); MakeVrd(SayFalse);
28     Test(4); LoadExpr(True);
29     InLineByte(AIF); MakeVrd(SayTrue); InLineByte(NOOP);
30     Test(5); LoadExpr(True);
31     InLineByte(AIF); InLineByte(NOOP); InLineByte(NOOP);
32     Test(6); LoadExpr(False);
33     InLineByte(AIF); InLineByte(NOOP); InLineByte(NOOP);
34     ( Test the Repeat structure )
35     Test(7);
36     I := 0;
37     InLineByte(ANOTE);
38     NextI;
39     LoadExpr ( I >= 10);
40     InLineByte(AAREPEAT);

```

```

146 0 0:5 { Test the While structure }
147 0 0:5 Test(8);
148 0 0:5
149 0 0:5
150 0 0:5 I := 0;
151 0 0:5 InLineByte(ANOTE);
152 0 0:5 LoadExpr ( I < 7 );
153 0 0:5 InLineByte(AWHILE);
154 0 0:5 MakeVrd(NextI);
155 0 0:5 { Test nesting of instructions to check the NOTE information in the ACB }
156 0 0:5 Test(9);
157 0 0:5
158 0 0:5 WriteIn;
159 0 0:5 I := 9;
160 0 0:5 InLineByte(ANOTE);
161 0 0:5 LoadExpr ( I >= 4 );
162 0 0:5 InLineByte(AWHILE);
163 0 0:5 MakeVrd(LastI);
164 0 0:5
165 0 0:5 { Test exit by other than simple termination }
166 0 0:5 Test(10);
167 0 0:5
168 0 0:5 I := 2;
169 0 0:5 InLineByte(ANOTE);
170 0 0:5 TestExit;
171 0 0:5 I := I + 1;
172 0 0:5 LoadExpr(I = 4);
173 0 0:5 InLineByte(AREPEAT);
174 0 0:5
175 0 0:5 WriteIn ('Test Successful !');
176 0 0:5
177 0 0:5 { This test verifies that addressing variables in other code segments
178 0 0:5 is still effective after a procedure invocation by a While/If-Then-Else
179 0 0:5 type instruction(s) }
180 0 0:5
181 0 0:5 Test(11); I := 27;
182 0 0:5
183 0 0:5 LoadExpr(True);
184 0 0:5 InLineByte(AIF); MakeVrd(CheckA); MakeVrd(CheckB);
185 0 0:5
186 0 0:5 Test(12); I := 39;
187 0 0:5
188 0 0:5 LoadExpr(False);
189 0 0:5 InLineByte(AIF); MakeVrd(CheckA); MakeVrd(CheckB);
190 0 0:5
191 0 0:5 Test(13); I := 47;
192 0 0:5
193 0 0:5 InLineByte(ANOTE);
194 0 0:5 LoadExpr(I = 47);
195 0 0:5 InLineByte(AWHILE); MakeVrd(CheckC);
196 0 0:5
197 0 0:5 WriteIn;
198 0 0:5 WriteIn('Fins.1')
199 0 0:5

```

200 0 0:5 293
 200 0 0:5 293 End.

Disassembling the program: TESTS
 which was generated by compiling: Sys:Lepine>TestSys>Test.PAS

QCode Version Number: 3
 Size of Global Data Block: 33
 Length of Identifiers: 8
 Number of Imported Segments: 2
 Block containing import list: 3

File: Sys:Lepine>TestSys>test.SEG Routine: TESTEXIT (10)

Lex Lev	PS	RPS	LTS	Enter	Exit
2	0	0	0	188	228

0: LSSN 16
 1: LOAB
 3: MMS2
 4: LSA
 29: MMS2
 30: LDCO
 31: MMS
 32: CALLXB 2 5
 35: <Note>
 36: EXIT 0 10
 40: RETURN

Testing EXIT routine.

File: Sys:Lepine>TestSys>test.SEG Routine: LASTI (9)

Lex Lev	PS	RPS	LTS	Enter	Exit
2	0	0	1	160	186

0: LDOB 32
 2: STLO
 3: <Note> 32
 4: LDOB
 6: LDC10
 7: LESI
 8: <while>
 9: LVRD 0 4 2
 14: LSSN 16
 15: LOAB
 17: MMS2 1 8
 18: CALLXB
 21: LDLO
 22: LDC1
 23: SBI
 24: STOB 32
 26: RETURN

File: Sys:Lepine>TestSys>test.SEG Routine: CHECKC (8)

Lex Lev PS RPS LTS Enter Exit
2 0 0 0 148 159

- 0: LDOB 32
- 2: MMS
- 3: CALL 5
- 5: LDOB 32
- 7: LDC1
- 8: SBI
- 9: STOB 32
- 11: RETURN

File: Sys:Lepine>TestSys>test.SEG Routine: CHECKB (7)

Lex Lev PS RPS LTS Enter Exit
2 0 0 0 140 147

- 0: LDOB 32
- 2: LDC4
- 3: SBI
- 4: MMS 5
- 5: CALL
- 7: RETURN

File: Sys:Lepine>TestSys>test.SEG Routine: CHECKA (6)

Lex Lev PS RPS LTS Enter Exit
2 0 0 0 134 139

- 0: LDOB 32
- 2: MMS
- 3: CALL 5
- 5: RETURN

File: Sys:Lepine>TestSys>test.SEG Routine: SHOW (5)

Lex Lev PS RPS LTS Enter Exit
2 1 1 0 122 133

- 0: LSSN 16
- 1: LOAB
- 3: MMS2
- 4: LDLO
- 5: MMS
- 6: LDC3
- 7: MMS 2
- 8: CALLXB 4
- 11: RETURN

File: Sys:Lepine>TestSys>test.SEG Routine: NEXTI (4)

Lex Lev PS RPS LTS Enter Exit
2 0 0 0 102 120

```

0: LDOB          32
2: LDC1
3: ADI
4: STOB         32
6: LSSN         16
7: LOAB
9: MMS2         32
10: LDOB
12: MMS
13: LDC3
14: MMS
15: CALLXB      2    4
18: RETURN

```

File: Sys:Lepine>TestSys>test.SEG Routine: SAYFALSE (3)

```

Lex Lev PS RPS LTS Enter Exit
  2      0  0  0  80  100

```

```

0: LSSN
1: LOAB          16
3: MMS2
4: LSA           'False !'
14: MMS2
15: LDCO
16: MMS
17: CALLXB      2    5
20: RETURN

```

File: Sys:Lepine>TestSys>test.SEG Routine: SAYTRUE (2)

```

Lex Lev PS RPS LTS Enter Exit
  2      0  0  0  60  79

```

```

0: LSSN
1: LOAB          16
3: MMS2
4: LSA           'True !'
13: MMS2
14: LDCO
15: MMS
16: CALLXB      2    5
19: RETURN

```

File: Sys:Lepine>TestSys>test.SEG Routine: TEST (1)

```

Lex Lev PS RPS LTS Enter Exit
  2      1  1  0   4  58

```

```

0: LSSN
1: LOAB          16
3: MMS2
4: CALLXB      1    8

```

```

7: LSSN          16
8: LOAB
10: MMS2
11: LSA
22: MMS2
23: LDCO
24: MMS
25: CALLXB      2  5
28: LSSN
29: LOAB        16
31: MMS2
32: LDLO
33: MMS
34: LDC3
35: MMS
36: CALLXB      2  4
39: LSSN
40: LOAB        16
42: MMS2
43: LSA
48: MMS2
49: LDCO
60: MMS
51: CALLXB      2  5
54: RETURN

```

File: Sys:Lepine>TestSys>test.SEG Routine: TESTS (0)

Lex Lev	PS	RPS	LTS	Enter	Exit
1	0	0	0	230	549
0: LSSN					
1: LOAB		0			
3: MMS2					
4: LSA					
7: MMS2					
8: LDCO					
9: MMS					
10: LDCB					
11: MMS					
12: LDC1					
13: MMS					
14: LDCO					
15: MMS					
16: CALLXB		1	1		
19: LSSN					
20: LOAB		16			
22: MMS2					
23: LSA					
25: MMS2					
26: LDCO					
27: MMS					
28: LDCB					
29: MMS					

30: LDC1				
31: MMS				
32: LDC1				
33: MMS				
34: CALLXB	1	1		
37: LDC1				
38: MMS	1			
39: CALL				
41: LDC1				
42: <If>	0	2	2	
43: LVRD	0	3	2	
48: LVRD				
53: LDC2				
54: MMS	1			
55: CALL				
57: LDCO				
58: <If>	0	2	2	
59: LVRD	0	3	2	
64: LVRD				
69: LDC3				
70: MMS	1			
71: CALL				
73: LDC1				
74: <If>				
75: NOOP				
76: LVRD	0	3	2	
81: LDC4				
82: MMS	1			
83: CALL				
85: LDC1				
86: <If>				
87: LVRD	0	2	2	
92: NOOP				
93: LDC5				
94: MMS	1			
95: CALL				
97: LDC1				
98: <If>				
99: NOOP				
100: NOOP				
101: LDC6				
102: MMS	1			
103: CALL				
105: LDCO				
106: <If>				
107: NOOP				
108: NOOP				
109: LDC7				
110: MMS	1			
111: CALL				
113: LDCO				
114: STOB	32			
116: <Note>	4			
117: CALL				

119: LDOB	32				
121: LDC10					
122: GEQI					
123: <Repeat					
124: LDC8					
125: MMS	1				
126: CALL					
128: LDC0	32				
129: STOB					
131: <Note>	32				
132: LDOB					
134: LDC7					
135: LESI					
136: <Whille>	0	4	2		
137: LVRD					
142: LDC9					
143: MMS	1				
144: CALL					
146: LSSN	16				
147: LOAB					
149: MMS2	1	8			
150: CALLXB					
153: LDC9	32				
154: STOB					
156: <Note>	32				
157: LDOB					
159: LDC4					
160: GEQI					
161: <Whille>	0	9	2		
162: LVRD					
167: LDC10					
168: MMS	1				
169: CALL					
171: LDC2					
172: STOB	32				
174: <Note>	10				
175: CALL	32				
177: LDOB					
179: LDC1					
180: ADI					
181: STOB	32				
183: LDOB	32				
185: LDC4					
186: EQUI					
187: <Repeat					
188: LSSN	16				
189: LOAB					
191: MMS2					
192: LSA					
213: MMS2					
214: LDC0					
215: MMS					
216: CALLXB	2	5			
219: LSSN					

'Test Successful 1'

220: LOAB	16			
222: MMS2	1	8		
223: CALLXB				
226: LDC11				
227: MMS	1			
228: CALL	27			
230: LDCB	32			
232: STOB				
234: LDC1				
235: <If>	0	6	2	
236: LVRD	0	7	2	
241: LVRD				
246: LDC12				
247: MMS	1			
248: CALL	39			
250: LDCB	32			
252: STOB				
254: LDCO				
255: <If>	0	6	2	
256: LVRD	0	7	2	
261: LVRD				
266: LDC13				
267: MMS	1			
268: CALL	47			
270: LDCB	32			
272: STOB				
274: <Note>	32			
275: LDCB	47			
277: LDCB				
279: EQUI				
280: <While>				
281: LVRD	0	8	2	
286: LSSN	16			
287: LOAB				
289: MMS2	1	8		
293: LSSN	16			
294: LOAB				
296: MMS2				
297: LSA				
306: MMS2				
307: LDCO				
308: MMS				
309: CALLXB	2	5		
312: LSSN	16			
313: LOAB				
315: MMS2				
316: CALLXB	1	8		
319: RETURN				

'Finis !'

Test No. 1 - True !
 Test No. 2 - False !
 Test No. 3 -
 Test No. 4 - True !

Test No. 5 -
Test No. 6 -
Test No. 7 - 1 2 3 4 5 6 7 8 9 10
Test No. 8 - 1 2 3 4 5 6 7
Test No. 9 -

10
9 10
8 9 10
7 8 9 10
6 7 8 9 10
5 6 7 8 9 10

Test No. 10 - Testing EXIT routine. Testing EXIT routine. Test. Successful!

Test No. 11 - 27
Test No. 12 - 35
Test No. 13 - 47

For brevity, only the program source is included in the rest of this appendix.

```
Program Test2;  
{ This program will test what happens when a NOTE instructions is  
not executed before a while instruction }  
Const  
  {$Include Perq.Qcodes.DFS}  
Begin  
  WriteLn('Testing while clause. ');  
  LoadExpr(False);  
  InLineByte(AWHILE)  
End.
```

Disassembling the program: TEST2
which was generated by compiling: Sys:Lepine>TestSys>Test2.PAS

QCode Version Number: 3
Size of Global Data Block: 32
Length of Identifiers: 8
Number of Imported Segments: 2
Block containing import list: 2

File: Sys:Lepine>TestSys>Test2.SEG Routine: TEST2 (0)

Lex	Lev	PS	RPS	LTS	Enter	Exit
1		0	0	0	4	83

0:	LSSN					
1:	LOAB					
3:	MMS2		0			
4:	LSA					
7:	MMS2					
8:	LDCO					
9:	MMS					
10:	LDCB					
11:	MMS					
12:	LDC1					
13:	MMS					
14:	LDCO					
15:	MMS					
16:	CALLXB		1	1		
19:	LSSN					
20:	LOAB					
22:	MMS2		16			
23:	LSA					
25:	MMS2					
26:	LDCO					

```

27: MMS
28: LDCB
29: MMS
30: LDC1
31: MMS
32: LDC1
33: MMS
34: CALLXB 1 1
37: LSSN 16
38: LOAB
40: MMS2
41: LSA
64: MMS2
65: LDCO
66: MMS
67: CALLXB 2 5
70: LSSN 16
71: LOAB
73: MMS2
74: CALLXB 1 8
77: LDCO
78: <while>
79: RETURN

```

'Testing while clause.'

Testing while clause.

String index out of range
 Aborted at 79 in routine TEST2 (0) in TEST2.
 Called from 169 in routine 0 in LOADER.
 Called from 226 in routine 1 in SYSTEM.
 Called from 568 in routine 0 in SYSTEM.

Program Test3;

{ This program will test what happens when a NOTE instructions is not executed before a Repeat instruction }

Const
(\$Include Perq.Qcodes.DFS)

Begin

WriteIn('Testing Repeat clause.');

LoadExpr(False);

InlineByte(AREPEAT)

End.

Disassembling the program: TEST3
which was generated by compiling: Sys:LepLine>TestSys>test3.PAS

QCode Version Number: 3
Size of Global Data Block: 32
Length of Identifiers: 8
Number of Imported Segments: 2
Block containing import list: 2

File: Sys:LepLine>TestSys>Test3.SEG Routine: TEST3 (0)

Lex Lev	PS	RPS	LTS	Enter	Exit
0	0	0	0	4	84

0:	LSSN				
1:	LOAB	0			
3:	MMS2				
4:	LSA				
7:	MMS2				
8:	LDCO				
9:	MMS				
10:	LDC8				
11:	MMS				
12:	LDC1				
13:	MMS				
14:	LDCO				
15:	MMS				
16:	CALLXB	1	1		
19:	LSSN				
20:	LOAB	16			
22:	MMS2				
23:	LSA				
25:	MMS2				
26:	LDCO				
27:	MMS				
28:	LDC8				
29:	MMS				
30:	LDC1				
31:	MMS				
32:	LDC1				

33: MMS	1	1
34: CALLXB		
37: LSSN	16	
38: LOAB		
40: MMS2		
41: LSA		
65: MMS2		
66: LDCO		
67: MMS		
68: CALLXB	2	5
71: LSSN	16	
72: LOAB		
74: MMS2		
75: CALLXB	1	8
78: LDCO		
79: <Repeat		
80: RETURN		

'Testing Repeat clause.'

Testing Repeat clause.

String index out of range
 Aborted at 80 in routine TEST3 (0) in TEST3.
 Called from 169 in routine 0 in LOADER.
 Called from 226 in routine 1 in SYSTEM.
 Called from 568 in routine 0 in SYSTEM.

```

Program Test4;
{ This test verifies that a Note instruction must be executed in the
  same procedure to be valid, the value will not migrate forwards through
  procedure calls }
Const
  {$Include Perq.Qcodes.DFS}
Procedure Test4A;
Begin
  WriteIn('Procedure Test4A entered. ');
  LoadExpR(True);
  InLineByte(AWHILE); MakeVRD(Test4A)
End;
Begin
  WriteIn('Testing nested control structures !');
  InLineByte(ANOTE);
  Test4A;
End.

```

Disassembling the program: TEST4
 which was generated by compiling: Sys:Lepine>TestSys>test4.PAS

QCode Version Number: 3
 Size of Global Data Block: 32
 Length of Identifiers: 8
 Number of Imported Segments: 2
 Block containing import list: 2

File: Sys:Lepine>TestSys>Test4.SEG Routine: TEST4A (1)

Lex Lev	PS	RPS	LTS	Enter	Exit
2	0	0	0	4	56
0:	LSSN				
1:	LOADB	16			
3:	MMS2				
4:	LSA				
32:	MMS2				
33:	LDCO				
34:	MMS				
35:	CALLXB	1	5		
38:	LSSN				
39:	LOADB	16			
41:	MMS2				
42:	CALLXB	2	8		
45:	LDC1				
46:	<while>				
47:	LVRD	0	1	2	
52:	RETURN				

'Procedure Test4A entered.'

File: Sys:Lepine>TestSys>Test4.SEG Routine: TEST4 (0)

Lex Lev PS RPS LFS Enter Exit
1 0 0 0 58 152

0: LSSN
1: LOAB
3: MMS2
4: LSA
7: MMS2
8: LDCO
9: MMS
10: LDC8
11: MMS
12: LDC1
13: MMS
14: LDCO
15: MMS
16: CALLXB 2 1
19: LSSN 16
20: LOAB
22: MMS2
23: LSA
25: MMS2
26: LDCO
27: MMS
28: LDC8
29: MMS
30: LDC1
31: MMS
32: LDC1
33: MMS
34: CALLXB 2 1
37: LSSN 16
38: LOAB
40: MMS2
41: LSA
78: MMS2
79: LDCO
80: MMS
81: CALLXB 1 5
84: LSSN 16
85: LOAB
87: MMS2 2 8
88: CALLXB
91: <Note>
92: CALL 1
94: RETURN

'Testing nested control structures !'

Testing nested control structures !
Procedure Test4A entered.

String index out of range
Aborted at 47 in routine TEST4A (1) in TEST4.
Called from 94 in routine TEST4 (0) in TEST4.

Called from 169 in routine 0 in LOADER.
Called from 226 in routine 1 in SYSTEM.
Called from 568 in routine 0 in SYSTEM.

```

Program Test5:
{ This test verifies that the object of a While instruction must be
either a NOOP, or a LVRD instruction.
The instruction following the While instruction will be a RETURN }

```

```

Const
  {$Include Perq.Qcodes.DFS}

Begin
  WriteLn('Testing validation of instruction after While instruction ');
  InLineByte(ANOTE);
  InLineByte(AWHILE);
End.

```

Disassembling the program: TEST5
 which was generated by compiling: Sys:Lepine>TestSys>test5.PAS.

```

QCode Version Number: 3
Size of Global Data Block: 32
Length of Identifiers: 8
Number of Imported Segments: 2
Block containing Import list: 2

```

File: Sys:Lepine>TestSys>test5.SEG Routine: TEST5 (0)

Lex Lev	PS	RPS	LTG	Enter	Exit
1	0	0	0	4	121
0:	LSSN				
1:	LOADB	0			
3:	MMS2				
4:	LSA				
7:	MMS2				
8:	LDCO				
9:	MMS				
10:	LDCB				
11:	MMS				
12:	LDC1				
13:	MMS				
14:	LDCO				
15:	MMS				
16:	CALLXB	1	1		
19:	LSSN				
20:	LOADB	16			
22:	MMS2				
23:	LSA				
25:	MMS2				
26:	LDCO				
27:	MMS				
28:	LDCB				
29:	MMS				

30: LDC1
 31: MMS
 32: LDC1
 33: MMS
 34: CALLXB 1 1
 37: LSSN 16
 38: LOAB
 40: MMS2
 41: LSA
 102: MMS2
 103: LDCO
 104: MMS
 105: CALLXB 2 5
 108: LSSN
 109: LOAB 16
 111: MMS2 1
 112: CALLXB 8
 115: <Note>
 116: <While>
 117: RETURN

'Testing validation of instruction after While instruction !'

Testing validation of instruction after While instruction !

Expression out of range
 Aborted at 118 in routine TEST5 (O) in TEST5.
 Called from 169 in routine 0 in LOADER.
 Called from 226 in routine 1 in SYSTEM.
 Called from 568 in routine 0 in SYSTEM.

Program Test6;

{ This test verifies that the first instruction after an IF instruction must be a NOOP or a LVRD.

Const
{\$Include Perq.Qcodes.DFS}

Begin
WriteIn('Test 6 1');
LoadExpr(True);
InLineByte(AIF)
End.

Disassembling the program: TEST6
which was generated by compiling: Sys:Lepine>TestSys>test6.PAS

QCode Version Number: 3
Size of Global Data Block: 32
Length of Identifiers: 8
Number of Imported Segments: 2
Block containing import list: 2

File: Sys:Lepine>TestSys>test6.SEG Routine: TEST6 (0)

Lex Lev	PS	RPS	LTS	Enter	Exit
1	0	0	0	4	70

- 0: LSSN
- 1: LOAB
- 3: MMS2
- 4: LSA
- 7: MMS2
- 8: LDCO
- 9: MMS
- 10: LDCB
- 11: MMS
- 12: LDC1
- 13: MMS
- 14: LDCO
- 15: MMS
- 16: CALLXB
- 19: LSSN
- 20: LOAB
- 22: MMS2
- 23: LSA
- 25: MMS2
- 26: LDCO
- 27: MMS
- 28: LDCB
- 29: MMS
- 30: LDC1
- 31: MMS
- 32: LDC1

```

33: MMS
34: CALLXB 1 1
37: LSSN 16
38: LOAB
40: MMS2
41: LSA 'Test 6 1'
51: MMS2
52: LDCO
53: MMS
54: CALLXB 2 5
57: LSSN 16
58: LOAB 1 8
60: MMS2
61: CALLXB
64: LDC1
65: <If>
66: RETURN

```

```

Expression out of range
Aborted at 67 in routine TEST6 (0) in TEST6.
Called from 169 in routine 0 in LOADER.
Called from 226 in routine 1 in SYSTEM.
Called from 568 in routine 0 in SYSTEM.

```

```

Program Test7:
( This test verifies that the second instruction after an IF instruction
must be a NOOP or a LVRD.
)

```

```

Const
  {$Include Pérq.Ocodes.DFS}

```

```

Begin
  WriteLn('Test 7 1');
  LoadExpr(True);
  InlineByte(AIF);
  MakeVRD(Test7);
End.

```

```

Disassembling the program: TEST7
which was generated by compiling: Sys:Lepine>TestSys>test7.PAS

```

```

QCode Version Number: 3
Size of Global Data Block: 32
Length of Identifiers: 8
Number of Imported Segments: 2
Block containing import list: 2

```

```

File: Sys:Lepine>TestSys>test7.SEG      Routine: TEST7      (0)

```

```

Lex Lev  PS  RPS  LTS  Enter  Exit
1      0   0    0     4     75

```

```

0: LSSN
1: LOAB
3: MMS2
4: LSA
7: MMS2
8: LDCO
9: MMS
10: LDCB
11: MMS
12: LDC1
13: MMS
14: LDCO
15: MMS
16: CALLXB
19: LSSN
20: LOAB
22: MMS2
23: LSA
25: MMS2
26: LDCO
27: MMS
28: LDCB
29: MMS
30: LDC1

```

31: MMS				
32: LDC1				
33: MMS				
34: CALLXB	1		1	
37: LSSN				
38: LOAB	16			
40: MMS2				
41: LSA				
51: MMS2				
52: LDCO				
53: MMS				
54: CALLXB	2		5	
57: LSSN				
58: LOAB	16			
60: MMS2				
61: CALLXB	1		8	
64: LDC1				
65: <If>				
66: LVRD	0		0	2
71: RETURN				

'Test 7 1'

Test 7 1
 Expression out of range
 Aborted at 72 in routine TEST7 (O) in TEST7.
 Called from 169 in routine 0 in LOADER.
 Called from 226 in routine 1 in SYSTEM.
 Called from 568 in routine 0 in SYSTEM.

```

Program Test8;
{ This test verifies that the second instruction after an IF instruction
  must be a NOOP or a LVRD.
}

```

```

Const
  {$Include Perq.Qcodes.DFS}
Begin
  WriteLn('Test 8 !');
  LoadExpr(False);
  InlineByte(AIF);
  MakeVRD(Test8);
  InlineByte(NOOP)
End.

```

Disassembling the program: TEST8
 which was generated by compiling: Sys:Lepine>TestSys>test8.PAS

QCode Version Number: 3
 Size of Global Data Block: 32
 Length of Identifiers: 8
 Number of Imported Segments: 2
 Block containing Import list: 2

File: Sys:Lepine>TestSys>test8.SEG Routine: TEST8 (0)

Lex Lev	PS	RPS	LTS	Enter	Exit
1	0	0	0	4	76
0:	LSSN				
1:	LOADB				
3:	MMS2	0			
4:	LSA				
7:	MMS2				
8:	LDCO				
9:	MMS				
10:	LDC8				
11:	MMS				
12:	LDC1				
13:	MMS				
14:	LDCO				
15:	MMS				
16:	CALLXB	1	1		
19:	LSSN				
20:	LOADB				
22:	MMS2	16			
23:	LSA				
25:	MMS2				
26:	LDCO				
27:	MMS				
28:	LDC8				
29:	MMS				
30:	LDC1				

31: MMS			
32: LDC1			
33: MMS			
34: CALLXB	1	1	
37: LSSN			
38: LOAB	16		
40: MMS2			
41: LSA			
51: MMS2			
52: LDCO			
53: MMS			
54: CALLXB	2	5	
57: LSSN			
58: LOAB	16		
60: MMS2			
61: CALLXB	1	8	
64: LDCO			
65: <lf>			
66: LVRD	0	0	2
71: NOOP			
72: RETURN			

'Test 8 1'

Test 8 1

Program Test9;

```
{ This test verifies that the value on the top of the expression stack  
must be boolean, i.e. 0 or 1 }
```

```
Const  
  {$Include Perq.Qcodes.DFS}
```

```
Begin  
  WriteLn('Test 9 1');  
  LoadExpr(7);  
  InlineByte(AIF);  
  MakeVRD(Test9);  
  InlineByte(NOOP)  
End.
```

Disassembling the program: TEST9
which was generated by compiling: Sys:Lepine>TestSys>test9.PAS

QCode Version Number: 3
Size of Global Data Block: 32
Length of Identifiers: 8
Number of Imported Segments: 2
Block containing Import list: 2

File: Sys:Lepine>TestSys>test9.SEG Routine: TEST9 (0)

Lex Lev	PS	RP\$	LTS	Enter	Exit
1	0	0	0	4	76

0:	LSSN				
1:	LOAB	0			
3:	MMS2				
4:	LSA				
7:	MMS2				
8:	LDCO				
9:	MMS				
10:	LDC8				
11:	MMS				
12:	LDC1				
13:	MMS				
14:	LDCO				
15:	MMS				
16:	CALLXB	1	1		
19:	LSSN				
20:	LOAB	16			
22:	MMS2				
23:	LSA				
25:	MMS2				
26:	LDCO				
27:	MMS				
28:	LDC8				
29:	MMS				
30:	LDC1				

31: MMS			
32: LDC1			
33: MMS			
34: CALLXB	1		1
37: LSSN			
38: LOAB	16		
40: MMS2			
41: LSA			
51: MMS2			
52: LDCO			
53: MMS			
54: CALLXB	2		5
57: LSSN			
58: LOAB	16		
60: MMS2			
61: CALLXB	1		8
64: LDC7			
65: <if>			
66: LVRD	0		0
71: NOOP			
72: RETURN			2

'Test 9 1'

Test 9 1
 Expression out of range
 Aborted at 66 in routine TEST9 (0) in TEST9.
 Called from 169 in routine 0 in LOADER.
 Called from 226 in routine 1 in SYSTEM.
 Called from 568 in routine 0 in SYSTEM.

7

Appendix D

AMDAHL INSTRUCTION EMULATING ROUTINE

This is the listing of the routine which performs the emulation of the three new instructions on the Amdahl V7A. The routine is written in standard IBM assembler, and was compiled using the H level assembler from IBM. This version of the assembler contains modifications obtained from the Stanford Linear Accelerating Centre (SLAC), but this has no effect on the object code produced by the compiler, or the performance of the routine.

The implementation of this routine requires no modifications to the CMS operating system. It is implemented by loading the routine in this appendix into permanent system storage, using a CMS command. The program is then called, specifying the 'START' parameter. This causes the program check interrupt vector to be altered by the program so that it obtains control when a program check occurs. Whenever any of the new instructions are executed, a program check specifying an invalid machine instruction occurs. The program obtains control, verifies it is a new instruction, performs it, then passes control back to the user program. If the interrupt is not caused by one of the new instructions, the program will pass control to CMS, so that it can handle the error.

The program occupies 630 bytes of storage, which is comprised of 81 instructions for the emulating program, and a few constants and more instructions for the CMS command interface.

N.B. The object code is in hexadecimal.

MACRO AND COPY CODE EXTERNAL SOURCE CROSS REFERENCE

DMSSP ON MNT390
 MEMBER(S) USED - NUCON

CMSLIB ON MNT390
 MEMBER(S) USED - DMSLN

OSMACRO ON MNT390
 MEMBER(S) USED - RETURN SAVE

DSECT	OPCODE	STMT	LENGTH	DSECT	OPARM	STMT	LENGTH	DSECT	CROSS REFERENCE	DSECT	NUCON	STMT	LENGTH	DSECT	NUCON	STMT	LENGTH	DSECT	CROSS REFERENCE	DSECT	NUCON	STMT	LENGTH
		350	000000			351	000000					355	000DF8										

NEWINST NEW SYSTEM/370 INSTRUCTIONS FOR CONTROL STRUCTURES

ACTIVE USINGS - NONE
 D-LOC OBJECT CODE ADDR1 ADDR2 STMT SOURCE STATEMENT

- 2 * THIS ROUTINE IMPLEMENTS USING 'MACRO-CODE' THE 'IF' AND 'WHILE'
- 3 * CONTROL STRUCTURES. THE IMPLEMENTATION REQUIRES THAT THIS ROUTINE
- 4 * BE FIXED ANYWHERE IN THE CMS NUCLEUS AREA, AND THEN ENVOKED TO
- 5 * TAKE CONTROL OF THE VIRTUAL MACHINE WHEN A PROGRAM CHECK OCCURS.
- 6 * THE FOLLOWING INSTRUCTIONS ARE IMPLEMENTED:
- 7 * IF-THEN-ELSE
- 8 * X'F4'
- 9 * 6 BYTES
- 10 * HIGH ORDER NIBBLE, SECOND BYTE
- 11 * LOW ORDER NIBBLE, SECOND BYTE
- 12 * RELOCATABLE ADDRESS CONSTANT, TRUE CLAUSE
- 13 * RELOCATABLE ADDRESS CONSTANT, FALSE CLAUSE
- 14 * THE CC MASK IS USED TO DETERMINE WHETHER
- 15 * THE BRANCH CONDITION TO TRUE OR FALSE. IF
- 16 * IT IS TRUE, THE FIRST ADDRESS IS USED TO
- 17 * DETERMINE THE LOCATION OF THE ROUTINE TO
- 18 * BE EXECUTED. IF IT IS FALSE, THE SECOND
- 19 * ADDRESS IS USED. THE PROGRAM COUNTER IS
- 20 * UPDATED TO REFLECT THIS FACT. THE ADDRESS
- 21 * OF THE NEXT INSTRUCTION IS PLACED INTO
- 22 * THE LINK REGISTER.
- 23 * NONE.
- 24 * WHILE
- 25 * X'AO'
- 26 * 4 BYTES
- 27 * HIGH ORDER NIBBLE, SECOND BYTE
- 28 * LOW ORDER NIBBLE, SECOND BYTE
- 29 * RELOCATABLE ADDRESS CONSTANT
- 30 * LINK REG.
- 31 * SCON
- 32 * SCON
- 33 * SCON

NEW00340
 NEW00350
 NEW00360
 NEW00370
 NEW00380
 NEW00390
 NEW00400

THE CC MASK IS USED TO DETERMINE WHETHER
 BRANCH CONDITION IS TRUE. IF IT IS, THE
 ADDRESS IS USED TO UPDATE THE PROGRAM
 COUNTER TO EFFECT A BRANCH; THE LINK
 REGISTER TO ALTERED SO THAT THE ADDRESS
 OF THIS INSTRUCTION IS PLACED INTO IT.
 NONE.

NEW00420
 NEW00430
 NEW00440
 NEW00450
 NEW00460
 NEW00470
 NEW00480
 NEW00490
 NEW00500
 NEW00510
 NEW00520
 NEW00530
 NEW00540
 PAGE 3

IF-THEN
 X'A1'
 4 BYTES
 HIGH ORDER NIBBLE, SECOND BYTE
 LOW ORDER NIBBLE, SECOND BYTE
 RELOCATABLE ADDRESS CONSTANT
 THIS FUNCTION THE SAME WAY AS THE
 IF-THEN-ELSE INSTRUCTION, EXCEPT THAT
 THERE IS NO SECOND ADDRESS, AND NO ACTION
 IS TAKEN IF THE BRANCH CONDITION IS FALSE.
 THE NEXT SEQUENTIAL INSTRUCTION WILL BE
 PROCESSED.
 NONE.

NEW00580
 NEW00590
 NEW00600
 NEW00610
 NEW00620
 NEW00630
 NEW00640
 NEW00650
 NEW00660

(SLAC V2.9) ASM H V O2 10.40

SOURCE STATEMENT
 THE IMPLEMENTATION OF THE NEW INSTRUCTIONS IS AS FOLLOWS:

(1) THE NEW INSTRUCTION CAUSES A PROGRAM CHECK, CODE 1
 (UNDEFINED OP-CODE)
 THIS ROUTINE OBTAINS CONTROL AND DETERMINES IF THIS IS AN
 INSTRUCTION TO BE SIMULATED. IF NOT, THE CMS VERSION OF THE
 PGMPSW FIELD IS LOADED, AND CONTROL PASSES TO CMS.
 THE CORRECT ROUTINE IS ENVOCKED. ANY REGISTERS REQUIRED ETC.
 ARE ALTERED. THE CORRECT ROUTINE IS CALLED BY REPLACING THE
 ADDRESS IN THE PGMOPSW, THEN RELOADING THE REGISTERS THEN
 THE PGMOPSW TO TRANSFER CONTROL TO THE PROPER ROUTINE.

NEW00680
 NEW00690
 NEW00700
 NEW00710
 NEW00720
 NEW00730
 NEW00740
 NEW00750
 NEW00760
 NEW00770
 PAGE 4

NOTES: ANY LINKAGE IS PERFORMED USING THE BRANCH AND SAVE CONVENTION,
 ONLY THE ADDRESS IS PLACED INTO THE REGISTER.
 THIS ROUTINE SHOULD BE LOADED, USING THE PROGRAM 'RESLIB',
 INTO CMS NUCLEUS STORAGE THEN ACTIVATED BY CALLING THE
 PROGRAM 'NEWINST', WITH THE 'START' OPTION. TO DEACTIVATE
 THE NEW INSTRUCTIONS, CALL 'NEWINST' WITH THE 'STOP' OPTION.
 THE CC MASK SERVES EXACTLY THE SAME FUNCTION AS IT DOES FOR
 THE 'BRANCH ON CONDITION' INSTRUCTIONS.
 ONLY THE BC MODE PSW IS ASSUMED HERE. CMS DOES NOT UNDERSTAND
 OR USE EC MODE PSWS, SO THIS IS A SAFE ASSUMPTION.

NEW00780
 NEW00790
 NEW00800
 NEW00810
 NEW00820
 NEW00830

(SLAC V2.9) ASM H V O2 10.40

SOURCE STATEMENT

THIS ROUTINE MUST BE LOADED PERMANENTLY INTO STORAGE, OR THE CMS
 WILL FAIL ON THE FIRST PROGRAM CHECK.

NEWINST START

34 * FUNCTION
 35 *
 36 *
 37 *
 38 *
 39 *
 40 * ERROR(S)

42 * INSTRUCTION
 43 * OP-CODE
 44 * INSTRUCTION LENGTH
 45 * PARAMETERS: CC MASK
 46 * LINK REG:
 47 * SCON
 48 * FUNCTION
 49 *
 50 *
 51 *
 52 *
 53 *
 54 * ERROR(S)

NEWINST NEW SYSTEM/370 INSTRUCTIONS FOR CONTROL STRUCTURES

D-LOC	OBJECT CODE	ADDR1	ADDR2	STMT	TEXT
56				56	SOURCE STATEMENT
57				57	THE IMPLEMENTATION OF THE NEW INSTRUCTIONS IS AS FOLLOWS:
58				58	(1) THE NEW INSTRUCTION CAUSES A PROGRAM CHECK, CODE 1
59				59	(UNDEFINED OP-CODE)
60				60	THIS ROUTINE OBTAINS CONTROL AND DETERMINES IF THIS IS AN
61				61	INSTRUCTION TO BE SIMULATED. IF NOT, THE CMS VERSION OF THE
62				62	PGMPSW FIELD IS LOADED, AND CONTROL PASSES TO CMS.
63				63	THE CORRECT ROUTINE IS ENVOCKED. ANY REGISTERS REQUIRED ETC.
64				64	ARE ALTERED. THE CORRECT ROUTINE IS CALLED BY REPLACING THE
65				65	ADDRESS IN THE PGMOPSW, THEN RELOADING THE REGISTERS THEN
66				66	THE PGMOPSW TO TRANSFER CONTROL TO THE PROPER ROUTINE.

D-LOC	OBJECT CODE	ADDR1	ADDR2	STMT	TEXT
68				68	NOTES: ANY LINKAGE IS PERFORMED USING THE BRANCH AND SAVE CONVENTION,
69				69	ONLY THE ADDRESS IS PLACED INTO THE REGISTER.
70				70	THIS ROUTINE SHOULD BE LOADED, USING THE PROGRAM 'RESLIB',
71				71	INTO CMS NUCLEUS STORAGE THEN ACTIVATED BY CALLING THE
72				72	PROGRAM 'NEWINST', WITH THE 'START' OPTION. TO DEACTIVATE
73				73	THE NEW INSTRUCTIONS, CALL 'NEWINST' WITH THE 'STOP' OPTION.
74				74	THE CC MASK SERVES EXACTLY THE SAME FUNCTION AS IT DOES FOR
75				75	THE 'BRANCH ON CONDITION' INSTRUCTIONS.
76				76	ONLY THE BC MODE PSW IS ASSUMED HERE. CMS DOES NOT UNDERSTAND
77				77	OR USE EC MODE PSWS, SO THIS IS A SAFE ASSUMPTION.

NEWINST THE CMS PROGRAM

D-LOC	OBJECT CODE	ADDR1	ADDR2	STMT	TEXT
79				79	SOURCE STATEMENT
80				80	THIS ROUTINE MUST BE LOADED PERMANENTLY INTO STORAGE, OR THE CMS
81				81	WILL FAIL ON THE FIRST PROGRAM CHECK.
82				82	
83				83	NEWINST START

000000

00016A 43E0 B001
 00016E 54E0 C14C
 000172 BFF8 002C
 000176 04F0
 000178 44E0 COA2
 00017C 47F0 C11E
 NEWINST IF-THEN-ELSE INSTRUCTION
 ACTIVE USINGS - (NUCON,RO) (OPARM,R2)
 LOC OBJECT CODE ADDR1 ADDR2 STMT

00001
 00268
 0002C
 001BE
 0023A
 000180 4110 B002
 000184 45E0 CODA
 000188 18AF
 00018A 4110 B004
 00018E 45E0 CODA
 000192 189F
 000194 43E0 B001
 000198 54E0 C14C
 00019C BFF8 002C
 0001A0 04F0
 0001A2 44E0 COA2
 0001A6 45E0 C102
 0001AA BE97 002D
 0001AE 47F0 C11E
 0001B2 45E0 C102
 0001B6 BEA7 002D
 0001BA 47F0 C11E
 0001BE 4700 C096
 NEWINST WHILE INSTRUCTION
 ACTIVE USINGS - (NUCON,RO) (OPARM,R2)
 LOC OBJECT CODE ADDR1 ADDR2 STMT

0001C2
 0001C6 45E0 CODA
 0001CA 18AF
 0001CC 43E0 B001
 0001D0 54E0 C14C
 0001D4 BFF8 002C
 0001D8 04F0
 0001DA 44E0 COD6
 0001DE 47F0 C11E
 0001E2 BEB7 002D
 0001E6 45E0 C102
 0001EA BEA7 002D
 0001EE 47F0 C11E
 0001F2 4700 C0C6
 NEWINST LOCAL SUBROUTINE(S)
 ACTIVE USINGS - (NUCON,RO) (OPARM,R2)
 LOC OBJECT CODE ADDR1 ADDR2 STMT

00002
 001F6
 00001
 00268
 0002C
 001F2
 0023A
 0002D
 0021E
 0002D
 0023A
 001E2
 0001C2 4110 B002
 0001C6 45E0 CODA
 0001CA 18AF
 0001CC 43E0 B001
 0001D0 54E0 C14C
 0001D4 BFF8 002C
 0001D8 04F0
 0001DA 44E0 COD6
 0001DE 47F0 C11E
 0001E2 BEB7 002D
 0001E6 45E0 C102
 0001EA BEA7 002D
 0001EE 47F0 C11E
 0001F2 4700 C0C6
 NEWINST LOCAL SUBROUTINE(S)
 ACTIVE USINGS - (NUCON,RO) (OPARM,R2)
 LOC OBJECT CODE ADDR1 ADDR2 STMT

IC R14,OPCODE+1 OBTAIN BRANCH MASK
 N R14,=(X'FO') AND ONLY BRANCH MASK
 ICM R15,B,PGMOPSW+4
 SPM R15,SET CC+ILC+PROGRAM MASK
 EX R14,TESTIFTE MERGE WITH IF-THEN-ELSE, BRANCH IFF TRUE
 B NOOP RETURN CONTROL TO USER PROGRAM

(OPCODE,R11) (NEWINST+X'11C',R12)
 SOURCE STATEMENT (SLAC V2.9) ASM H V O2 10.40
 DOIFTE DS OH
 LA R1,OPCODE+2 POINT TO 1ST SCON
 BAL R14,SCON OBTAIN ADDRESS
 LR SCON1,R15 COPY RESULT
 LA R1,OPCODE+4 POINT TO 2ND SCON
 BAL R14,SCON OBTAIN ADDRESS
 LR SCON2,R15 COPY RESULT
 IC R14,OPCODE+1 COPY BRANCH MASK
 N R14,=(X'FO') ONLY WANT BRANCH MASK
 ICM R15,B,PGMOPSW+4 OBTAIN PROGRAM MASK
 SPM R15,SET CC+ILC+PROGRAM MASK
 EX R14,TESTIFTE BRANCH IFF TRUE
 BAL R14,SETLINK FALSE, SET THE LINK REGISTER
 STCM SCON2,7,PGMOPSW+5 UPDATE ADDRESS IN PGMOPSW
 B NOOP RETURN CONTROL TO USER PROGRAM
 IFTRUE BAL R14,SETLINK TRUE, SET THE LINK REGISTER
 STCM SCON1,7,PGMOPSW+5 UPDATE ADDRESS IN PGMOPSW
 B NOOP RETURN CONTROL TO USER PROGRAM
 TESTIFTE BC *-*,IFTRUE *** EXECUTED INSTRUCTION ***

(OPCODE,R11) (NEWINST+X'11C',R12)
 SOURCE STATEMENT (SLAC V2.9) ASM H V O2 10.40
 DOWHILE DS OH
 LA R1,OPCODE+2 POINT TO SCON
 BAL R14,SCON OBTAIN ADDRESS
 LR SCON1,R15 COPY RESULT
 IC R14,OPCODE+1 COPY BRANCH MASK
 N R14,=(X'FO') ONLY BRANCH MASK
 ICM R15,B,PGMOPSW+4 OBTAIN PROGRAM MASK
 SPM R15,SET CC+ILC+PROGRAM MASK
 EX R14,TESTWHIL BRANCH IFF TRUE
 B NOOP RETURN CONTROL TO USER PROGRAM
 WHILEDO STCM OPCODE,7,PGMOPSW+5 TRUE, RETURN TO SAME INSTRUCTION
 BAL R14,SETLINK SET LINK REGISTER
 STCM SCON1,7,PGMOPSW+5 UPDATE ADDRESS IN PGMOPSW
 B NOOP RETURN CONTROL TO USER PROGRAM
 TESTWHIL BC *-*,WHILEDO *** EXECUTED INSTRUCTION ***

(OPCODE,R11) (NEWINST+X'11C',R12)
 SOURCE STATEMENT (SLAC V2.9) ASM H V O2 10.40
 SCON DS OH
 -,
 -,
 -,
 -,
 -,

NEW01980
 NEW01990
 NEW02000
 NEW02010
 NEW02020
 NEW02030
 PAGE 9

10/25/83
 NEW02050
 NEW02060
 NEW02070
 NEW02080
 NEW02100
 NEW02110
 NEW02120
 NEW02140
 NEW02150
 NEW02160
 NEW02170
 NEW02180
 NEW02200
 NEW02210
 NEW02220
 NEW02240
 NEW02250
 NEW02260
 NEW02280
 PAGE 10

10/25/83
 NEW02300
 NEW02310
 NEW02320
 NEW02330
 NEW02350
 NEW02360
 NEW02370
 NEW02380
 NEW02390
 NEW02400
 NEW02420
 NEW02430
 NEW02440
 NEW02450
 NEW02470
 PAGE 11

10/25/83
 NEW02490
 NEW02500
 NEW02510
 NEW02520
 NEW02530

NEW02550
 NEW02560
 NEW02570
 NEW02580
 NEW02590
 NEW02600
 NEW02610
 NEW02630
 NEW02640
 NEW02650
 NEW02660
 NEW02670
 NEW02680
 PAGE 12

OBTAIN ADDRESS
 DETERMINE WHICH REGISTER
 IS IT ZERO ?
 YES, IBM SAYS RO = 0 FOR SCON
 MULTIPLY BY 4
 R15 CONTAINS VALUE OF REGISTER

ONLY USE OFFSET
 ADDRESS NOW IN R15
 STROBE OFF HIGH ORDER BYTE
 RETURN TO CALLER

(SLAC V2.9) ASM H V 02 10.40
 SET THE LINK REGISTER
 R14 - RETURN ADDRESS
 OP- CODE - POINTS TO OP-CODE
 R15 - WORK REGISTER

MULTIPLY BY 4
 POINT TO REGISTER
 COPY CONTENTS OF PSW ADDRESS
 FOR BAS(R), NO ILC+CC+PGM MASK
 RETURN TO CALLER

NEW02750
 NEW02760
 NEW02770
 NEW02780
 NEW02790
 NEW02800
 NEW02810
 NEW02830
 NEW02840
 NEW02850
 PAGE 13

NEWINST LOCAL SUBROUTINE(S)
 ACTIVE USINGS - (NUCON,RO)
 LOC OBJECT CODE ADDR1 ADDR2 STMT. SOURCE STATEMENT
 00021E

SR R15,R15
 IC R15,O(.R1)
 SRL R15,4
 LTR R15,R15
 BZ SCONZERO
 SLL R15,2
 L R15,GPRLOG(R15)
 OH
 LH RO,O(.R1)
 N RO,=A(X'FFF')

AR R15,RO
 LA R15,O(.R15)
 BR R14

IC R15,OPCODE+1 GET THE LINK REGISTER NUMBER
 N R15,=A(15)
 SLL R15,2 MULTIPLY BY 4
 LA R15,GPRLOG(R15) POINT TO REGISTER
 MVC O(4,R15),PGMOPSW+4 COPY CONTENTS OF PSW ADDRESS
 MVI O(R15),0 FOR BAS(R), NO ILC+CC+PGM MASK
 BR R14 RETURN TO CALLER

DS OH PASS CONTROL TO USER PROGRAM
 LM RO,R15,GPRLOG RESTORE REGISTERS
 LPSW PGMOPSW RETURN CONTROL TO USER PROGRAM

NEWINST CONSTANTS AND DSECTS
 ACTIVE USINGS - (NUCON,RO)
 LOC OBJECT CODE ADDR1 ADDR2 STMT. SOURCE STATEMENT
 000242 02040406
 000248
 000250 000000000000116
 000258
 000258 E2E3C1D9E3404040
 000260 E2E3D6D740404040
 000268 000000F0
 00026C 000000FF
 000270 0000000F
 000274 0001
 000000
 000000
 000000
 000000
 000000
 CROSS REFERENCE
 (SLAC V2.9) ASM H V 02 10.40 10/25/83
 0264 0281 0285 0325

NEW02940
 NEW02950
 NEW02970
 NEW02990
 PAGE 14

THIS ALLOWS US TO USE OPCODE
 THIS ALLOWS US TO USE OPARAM
 MAP OF CMS NUCLEUS
 END OF ASSEMBLY

(SLAC V2.9) ASM H V 02 10.40
 ILC DEFINITION IN BYTES
 AREA TO HOLD CMS VERSION OF PGMNPSW
 OUR VERSION OF THE PGMNPSW
 LITERAL POOL

NEWINST REFERENCES
 SYMBOL LEN VALUE DEFN REFERENCES
 OPCODE 0001 00000000 0350 0110 0232 0234 0236 0244 0248 0256 0260 0264 0281 0285 0325
 OPARAM 0001 00000000 0351 0109 0121 0123 0126 0128
 BASEREG 0001 00000000 0099 0117 0118 0203 0221 0222

NEWINST REFERENCES
 SYMBOL LEN VALUE DEFN REFERENCES
 OPCODE 0001 00000000 0350 0110 0232 0234 0236 0244 0248 0256 0260 0264 0281 0285 0325
 OPARAM 0001 00000000 0351 0109 0121 0123 0126 0128
 BASEREG 0001 00000000 0099 0117 0118 0203 0221 0222

NEW02940
 NEW02950
 NEW02970
 NEW02990
 PAGE 14

CONSTACK	00320	000A60	0849	0622
CPULOG	00008	000080	0463	0464
DIAGTIME	00024	000280	0491	0492
DMPITITLE	00132	0003BC	0529	0527
DMSA0003	00002	00005E	0138	0132
DMSA0036	00002	00008E	0158	0153
DMSA0063	00002	0000BA	0170	0165
DMSA0090	00002	000104	0194	0189
DMSC0003	00001	000000C2	0139	0134
DMSL0003	00001	0000001C	0137	0135
DMSL0036	00001	00000015	0157	0155
DMSL0063	00001	0000001D	0169	0167
DMSL0090	00001	00000010	0193	0191
DMST0003	00001	000041	0135	0137
DMST0036	00001	000078	0155	0157
DMST0063	00001	00009C	0167	0169
DMST0090	00001	0000F2	0191	0193
DOIFT	00002	000160	0243	0235
DOIFTE	00002	000180	0255	0233
DOSTART	00002	0000C2	0175	0127
DOSTOP	00002	0000DC	0182	0129
DOWHILE	00002	0001C2	0280	0237
FPRLDG	00008	000160	0475	0526
GPRLDG	00004	000180	0476	0220
I FT	00001	000000A1	0106	0234
IFTE	00001	000000F4	0104	0232
IFTRUE	00004	0001B2	0274	0278
ILENGTH	00001	000242	0337	0230
IPLPSW	00008	000000	0435	0438
LOWSAVE	00160	0000C0	0473	0523
MCKOPSW	00008	000030	0447	0239
NEWINST	00001	00000000	0083	0118
NEWPSW	00004	000250	0340	0176
NOOP	00002	00023A	0333	0253
NUCON	00001	00000000	0355	0108
OLDPSW	00008	000248	0339	0178
OPCODE	00001	0000000B	0098	0110
PARMREG	00001	00000002	0089	0109
PERFORM	00002	000116	0219	0340
PGMNPWSW	00008	000068	0459	0176
PGMDPSW	00008	000028	0446	0224
RO	00001	00000000	0087	0108
R1	00001	000000001	0088	0120
R14	00001	00000000E	0101	0227
R15	00001	000000005	0102	0282
SCON	00002	0001F6	0299	0308
SCONZERO	00002	00020E	0313	0245
SCON1	00001	0000000A	0097	0258
SCON2	00001	00000009	0096	0262
SETLINK	00002	00021E	0320	0270
SETRCO	00002	0000EC	0188	0177
SETRCB	00002	000064	0145	0161
				0173
				0241
				0118
				0969
				0176
				0179
				0183
				0272
				0276
				0290
				0295
				0185
				0239
				0178
				0226
				0231
				0292
				0109
				0120
				0140
				0340
				0176
				0179
				0183
				0185
				0228
				0250
				0266
				0271
				0275
				0287
				0292
				0294
				0329
				0335
				0334
				0314
				0316
				0306
				0314
				0244
				0256
				0260
				0281
				0306
				0227
				0228
				0229
				0230
				0230
				0231
				0285
				0286
				0289
				0293
				0318
				0331
				0117
				0220
				0240
				0245
				0250
				0251
				0258
				0308
				0310
				0311
				0316
				0317
				0317
				0325
				0325
				0327
				0328
				0328
				0329
				0330
				0334
				0264
				0265
				0268
				0270
				0274
				0288
				0305
				0306
				0307
				0308
				0334
				0240
				0311
				0328
				0334
				0522

TESTIFTE	00004	0001BE	0278	0252	0268	CROSS REFERENCE
TESTWHIL	00004	0001F2	0297	0289		
NEWINST		VALUE	DEFN	REFERENCES		
SYMBOL	LEN	000152	0239	0225		
TOCMS	00006	000072	0152	0122		
TOOFEW	00002	000096	0164	0124		
TOOMANY	00002	00000A0	0105	0236		
WHILE	00001	0001E2	0292	0297		
WHILEDO	00004					
=A(X'FFF')		00026C	0346	0315		
=A(X'FO')						
	00004	000268	0345	0249	0265	0286
=A(15)	00004	000270	0347	0326		
=CL8'START'						
	00008	000258	0343	0126		
=CL8'STOP'						
	00008	000260	0344	0128		
=Y(1)	00002	000274	0348	0224		

NEWINST
 NO STATEMENTS FLAGGED IN THIS ASSEMBLY
 OVERRIDING PARAMETERS- NONE
 OPTIONS FOR THIS ASSEMBLY
 OPCXA, NOLIBMAC, DXREF, LOOSE, NOFOLD, INTEGER, MSRC, UMAP, XL, NOOPCNTS, DISK, NOREL2, TERM, XREF(SHORT), NORLD,
 ESD, ALIGN, BATCH, NOTEST, NORENT, LIST, OBJECT, HDDECK, LINECOUNT(59), FLAG(O), SYSPARM(), PEXIT()
 NO OVERRIDING DD NAMES
 474K ALLOCATED TO BUFFER POOL, 137K WOULD BE REQUIRED FOR THIS TO BE AN INCORE ASSEMBLY.
 299 CARDS FROM SYSIN 1277 CARDS FROM SYSLIB 0 SYSUT1 READS
 425 LINES OUTPUT 15 CARDS OUTPUT 30 SYSUT1 WRITES

Appendix E

TEST PROGRAMS FOR AMDAHL V7A

There are two tests in this appendix which test out each of the three instructions implemented on the AMDAHL. These tests perform a bubble sort on an incore table of 20 elements, displaying the results on the user's console. The difference between the two tests is that the If-Then (IFT) and If-Then-Else (IFTE) instructions are interchanged. The IFT instruction executes the Else clause zero times while the IFTE instruction executes the Else clause more than zero times.

TEST SYMBOL TEST
 TYPE ID ADDR LENGTH LD ID FLAGS
 SD 0001 000000 000110 00

MACRO AND COPY CODE EXTERNAL SOURCE CROSS REFERENCE

MACRO DEFINITION FOUND WITHIN INPUT STREAM
 MEMBER(S) USED - IFT IFTE WHILE

CMSLIB ON MNT390 DMSLNC DMSLND DMSLNP DMSLNU DMSLNY DMSLNZ LINEDIT REGEQU
 MEMBER(S) USED -

OSMACRO ON MNT390
 MEMBER(S) USED - RETURN SAVE

TEST TEST NEW INSTRUCTIONS
 ACTIVE USINGS - NONE
 LOC. OBJECT CODE ADDR1 ADDR2 STMT SOURCE STATEMENT (SLAC V2.9) ASM H V O2 16.54 10/27/83
 2 * THIS PROGRAM TESTS OUT THE 'IF' AND 'WHILE' INSTRUCTIONS TES00020
 3 * TES00030
 4 * THE PROGRAM IS A SIMPLE BUBBLE SORT ON 20 RANDOM ELEMENTS. TES00040

6 MACRO
 7 &LABEL &MASK,&LINK,&SCON1,&SCON2 TES00060
 8 &LABEL DC X'F4',AL.4(&MASK,&LINK),S(&SCON1,&SCON2) TES00070
 9 MEND TES00080
 TES00090

11 MACRO
 12 &LABEL WHILE &MASK,&LINK,&SCON TES00110
 13 &LABEL DC X'AO',AL.4(&MASK,&LINK),S(&SCON) TES00120
 14 MEND TES00130
 TES00140

16 MACRO
 17 &LABEL IFT &MASK,&LINK,&SCON TES00160
 18 &LABEL DC X'A1',AL.4(&MASK,&LINK),S(&SCON) TES00170
 19 MEND TES00180
 TES00190

TEST BUBBLE SORT PROGRAM
 ACTIVE USINGS - NONE
 LOC OBJECT CODE ADDR1 ADDR2 STMT SOURCE STATEMENT (SLAC V2.9) ASM H V O2 16.54 10/27/83
 000000
 00002 21 TEST START X'02' TES00210
 00007 23 HIGH EQU X'07' TES00230
 24 FALSE EQU X'07' TES00240
 26 REGEQU TES00260
 27+ PUSH PRINT 01-REGEQ
 28+
 29+*** SYMBOLIC REGISTER EQUATES
 30+
 32+* GENERAL PURPOSE REGISTERS
 34+R0 EQU 0
 35+R1 EQU 1
 00002 36+R2 EQU 2
 00003 37+R3 EQU 3
 00004 38+R4 EQU 4
 00005 39+R5 EQU 5

01-REGEQ
 01-REGEQ
 01-REGEQ
 01-REGEQ
 01-REGEQ

-25
-17
-4
0
1
2
4
7
8
9
14
18
21
21
25
33
66
99
100
1984

FALSE CLAUSE EXECUTED 250 TIMES

TEST SYMBOL TEST TYPE ID ADDR LENGTH LD ID FLAGS SD.0001 000000 00011000

MACRO AND COPY CODE EXTERNAL SOURCE CROSS REFERENCE

MACRO DEFINITION FOUND WITHIN INPUT STREAM MEMBER(S) USED - IFT IFTE WHILE

CMSLIB ON MNT390 DMSLNC DMSLND DMSLNP DMSLNU DMSLNY DMSLNZ LINEDIT REGEQU MEMBER(S) USED - DMSLN

OSMACRO ON MNT390 MEMBER(S) USED - RETURN SAVE

TEST TEST NEW INSTRUCTIONS ACTIVE USINGS - NONE LOC OBJECT CODE ADDR1 ADDR2 STMT

SOURCE STATEMENT (SLAC V2.9) ASM H V 02 16.55 10/27/83
 1 THIS PROGRAM TESTS OUT THE 'IF' AND 'WHILE' INSTRUCTIONS
 2
 3
 4 THE PROGRAM IS A SIMPLE BUBBLE SORT ON 20 RANDOM ELEMENTS.

6 MACRO
 7 &LABEL IFTE &MASK,&LINK,&SCON1,&SCON2
 8 &LABEL DC X'F4',AL.4(&MASK,&LINK),S(&SCON1),&SCON2)
 9 MEND

11 MACRO
 12 &LABEL WHILE &MASK,&LINK,&SCON
 13 &LABEL DC X'AO',AL.4(&MASK,&LINK),S(&SCON)
 14 MEND

16 MACRO
 17 &LABEL IFT &MASK,&LINK,&SCON
 18 &LABEL DC X'A1',AL.4(&MASK,&LINK),S(&SCON)
 19 MEND

TEST BUBBLE SORT PROGRAM ACTIVE USINGS - NONE LOC OBJECT CODE ADDR1 ADDR2 STMT

21 TEST SOURCE STATEMENT (SLAC V2.9) ASM H V 02 16.55 10/27/83
 22 START EQU X'02'
 23 HIGH EQU X'07'
 24 FALSE EQU X'07'
 25 REGEQU
 26 PUSH PRINT
 27+
 28+
 29+
 30+
 31+
 32+
 33+
 34+
 35+
 36+
 37+
 38+
 39+
 40+
 41+
 42+
 43+
 44+
 45+
 46+
 47+
 48+
 49+
 50+
 51+
 52+
 53+
 54+
 55+
 56+
 57+
 58+
 59+
 60+
 61+
 62+
 63+
 64+
 65+
 66+
 67+
 68+
 69+
 70+
 71+
 72+
 73+
 74+
 75+
 76+
 77+
 78+
 79+
 80+
 81+
 82+
 83+
 84+
 85+
 86+
 87+
 88+
 89+
 90+
 91+
 92+
 93+
 94+
 95+
 96+
 97+
 98+
 99+
 100+

SYMBOLIC REGISTER EQUATES

GENERAL PURPOSE REGISTERS

EQU 0
 EQU 1
 EQU 2
 EQU 3
 EQU 4
 EQU 5

01-REGEQ
 01-REGEQ
 01-REGEQ
 01-REGEQ
 01-REGEQ
 01-REGEQ


```

000025 05
000026 4B4B4B4B4B
00002C
00002C 1B04
00002E OACB
000030 FFFA
000032 4140 4004
000036 4650 C01E

00003A 4510 C066
00003E 1081
000040 81
000041 23
000042 C6C1D3E2C540C3D3
000066
000066 1B09
000068 OACB
00006A FFFA

00006C 98EC D00C
000070 92FF D00C
000074 41F0 0000
000078 07FE

TEST SORT ROUTINE
ACTIVE USINGS - (TEST_R12)
LOC OBJECT CODE ADDR1 ADDR2

```

```

98+DMS10005 DC AL1(DMS10005)
99+ DC
100+DMS10005 EQU *-DMS10005-1
101+DMS10005 DS OH
102+DMS10005 EQU 193
103+ LR O,R4
104+ SVC 203
105+ DC H'-6'
106 LA R4,4(R4)
107 BCT R5,DISPLAY
108 LINEDIT TEXT='FALSE CLAUSE EXECUTED ..... TIMES',DOT=NO,
SUB=(DEC,(R9))
109+ BAL 1,DMS10037
110+ DC AL1(16,129)
111+ DC AL1(DMS10037)
112+DMS10037 DC AL1(DMS10037)
113+ DC C'FALSE CLAUSE EXECUTED ..... TIMES'
114+DMS10037 EQU *-DMS10037-1
115+DMS10037 DS OH
116+DMS10037 EQU 129
117+ LR O,R9
118+ SVC 203
119+ DC H'-6'
121 RETURN (14,12),T,RC=0
122+ LM 14,12,12(13)
123+ MVI 12(13),X'FF'
124+ LA 15,0(O,O)
125+ BR 14

```

```

LENGTH OF MESSAGE TEXT
TEXT LENGTH
SUBSTITUTION CODE
DISPLAY ALL THE NUMBERS
FLAG BYTES
LENGTH OF MESSAGE TEXT
TEXT LENGTH
SUBSTITUTION CODE
RESTORE THE REGISTERS
SET RETURN INDICATION
LOAD RETURN CODE
RETURN
PAGE

```

```

10/27/83
TES00450
TES00460
TES00470
TES00480
TES00500
TES00510
TES00520
TES00530
TES00540
TES00550
01-00018
TES00560
TES00570
TES00580
TES00600
TES00620
TES00630
TES00650
TES00660
TES00670
TES00680
PAGE

```

```

SOURCE STATEMENT
127 * THIS ROUTINE PERFORMS ONE PASS THROUGH A LIST.
128 * IF THE LIST IS SORTED IT RETURNS TRUE
129 * IF THE LIST IS NOT SORTED, IT RETURNS FALSE AND SWAPS THE
130 * OFFENDING ELEMENT.
132 SORT
133 DS OH
134 LR R6,R6
135 NEXTNUM L R4,R5,=A(NUMBERS,COUNT-1) ADDRESS & COUNT
136 C R2,0(,R4) GET THE FIRST NUMBER
137 IFJ R2,4(,R4) COMPARE
DC X'A1',AL,4(HIGH,R10),S(SWAP) IF HIGH SWAP, ELSE DON'T
LA R4,4(,R4) RUN THROUGH THE ENTIRE LOOP
BCT R5,NEXTNUM
LTR R6,R6
BR R11
145 NOSWAP LA R9,1(,R9)
146 BR R10
148 SWAP LA R6,1
149 MVC O(4,R4),4(R4)
150 ST R2,4(,R4)
151 BR R10

```

```

NUMBER OF TIMES TEST IS FALSE
NOW FALSE
SWAP THE NUMBERS

```

ACTIVE USINGS - (TEST,R12)

LOC OBJECT CODE ADDR1 ADDR2 STMT SOURCE STATEMENT

0000AE 0000
0000B0 0000000040000000B
0000FO 00000015FFFFFEEF
000100 000000B0000000014
000108 000000B0000000013

153 NUMBERS DC A(4,8,2,-25,21,-4,66,33,1,18,0,100,99,14,7,9)
154 DC A(21,-17,25,1984)
155 COUNT EQU (*-NUMBERS)/4
157 END
158 =A(NUMBERS,COUNT)
159 =A(NUMBERS,COUNT-1)

CROSS REFERENCE

TEST SYMBOL LEN VALUE DEFN REFERENCES

COUNT 00001 00000014 0155 0158 0159
DISPLAY 00002 00001E 0094 0107
DMSA0005 00002 00002C 0101 0095
DMSA0037 00002 000066 0115 0109
DMSA0037 00001 000000C1 0102 0097
DMSA0037 00001 00000081 0116 0111
DMSL0005 00001 00000005 0100 0098
DMSL0037 00001 00000023 0114 0112
DMSL0037 00001 000025 0098 0100
DMSL0037 00001 000041 0112 0114
FALSE 00001 00000007 0024 0090
HIGH 00001 00000002 0023 0138
NEXTNUM 00004 000080 0135 0140
NUMBERS 00001 0000000A 0044 0138 0158 0159
R10 00001 0000000B 0045 0088 0146 0151
R11 00001 0000000C 0046 0084 0090 0143
R12 00001 0000000C 0046 0084 0085
R15 00001 0000000F 0049 0084
R2 00001 00000002 0036 0135 0136 0150
R4 00001 00000004 0038 0092 0103 0106 0106 0134 0135 0136 0139 0149 0150
R5 00001 00000005 0039 0092 0107 0134 0140
R6 00001 00000006 0040 0133 0133 0142 0142 0148
R9 00001 00000009 0043 0087 0087 0117 0145 0145
SORT 00002 00007A 0132 0088 0090
SWAP 00004 00009E 0148 0138
TEST 00001 00000000 0021 0085
=A(NUMBERS,COUNT) 00004 000100 0158 0092
=A(NUMBERS,COUNT-1) 00004 000108 0159 0134

TEST. NO STATEMENTS FLAGGED IN THIS ASSEMBLY
OVERRIDING PARAMETERS- NONE

OPTIONS FOR THIS ASSEMBLY
OPCXA, NOLIBMAC, DXREF, LOOSE, NOFOLD, INTEGER, MSRC, UMAP, XL, NOOPCNTS, O15K, NOREL2, TERM, XREF(SHORT), NORLD,
ESD, ALIGN, BATCH, NORENT, NORENT, NODECK, LINECOUNT(59), FLAG(O), SYSPARM(), PEXIT()
NO OVERRIDING DD NAMES
467K ALLOCATED TO BUFFER POOL. 41K WOULD BE REQUIRED FOR THIS TO BE AN INCORE ASSEMBLY.
74 CARDS FROM SYSIN 686 CARDS FROM SYSLIB 0 SYSUT1 READS
224 LINES OUTPUT 10 CARDS OUTPUT 7 SYSUT1 WRITES

-25

-17

-4

0

1

2

4

7

8

9

14

18

21

21

25

33

66

99

100

1984

FALSE CLAUSE EXECUTED 0 TIMES

Appendix F

DISASSEMBLED I.B.M. OBJECT CODE

This appendix contains the disassembled version of the second test program found in the previous appendix. This information was generated using a modified version of the HMASPZAP utility available on the OS/VS1 operating system. It was modified to add the three op-codes IFT, IFTE and WHILE.

HMASPZAP INSPECTS, MODIFIES, AND DUMPS CSECTS OR SPECIFIC DATA RECORDS ON DIRECT ACCESS STORAGE.
 DUMPT TEST TEST

CC-HR	RECORD LENGTH	MEMBER NAME	TEST	CSECT NAME	TEST
005A001310	04E3 C5E2 E300 90EC	1899 45B0 C07A	WHILE	C07A 9845	C100 4510
47FO F00A	BC SRP	SR BAL		LM	BAL
BC	SPM	FFFA 4140	4004 4650	CO1E 4510	C066 1083
C02C 1081	C105 4B4B 4B00	LA	STH BCT	BAL	LPR
LPR	SH SH	E7C5 C3E4	E3C5 C440	4B4B 4B4B	4B4B 4B40
B123 C6C1	D3E2 C540 C3D3 C1E4	STH		SH SH	SH SH
	MVZ	92FF D00C	41F0 0000	07FE 1866	9845 C108
E3C9 D4C5	E200 1809	MVI	LA	BCR SR	LM
NC	LR SVC	4650 C080	1266 07FB	4190 9001	07FA 4160
5820 4000	5920 4004 A12A C09E	BCT	LTR BCR	LA STM	BCR LA
L	C STH IFT	0000 0004	0000 0008	0000 0002	FFFF FFE7
STH	STH STH	0000 0001	0000 0012	0000 0000	0000 0064
0001 D203	4000 4004 5020 4004	0000 0015	FFFF FFEF	0000 0019	0000 07C0
MVC	STH STH ST				BCR
0000C0	0000 0015 FFFF FFFC	0000 0021			
		0000 0009			
0000E0	0000 0063 0000 000E	0000 0007			
	0000 00B0 0000 0014	0000 00B0			
000100		0000 0013			

HMA113I COMPLETED DUMP REQUIREMENTS
 HMA100I HMASPZAP PROCESSING COMPLETED

..OO..TEST.....
 ..A.....A.....
 ..A.....&.....
 ..FALSE CLAUSE E
 ..XECUTED.....
 ..TIMES.....A
 ..O.....A
 ..&.....
 ..K.....&.....X

2

BIBLIOGRAPHY

1. OS/VS - DOS/VSE - VM/370 Assembler Language, 5th Edition, International Business Machines, Order No. GC33-4010, March 1979.
2. A Guide to using the University of Waterloo level G assembler for the IBM System/360 or System/370, 10th Edition, Department of Computer Services, University of Waterloo, June 1976.
3. PDP-11 Macro-11 Language Reference Manual, Digital Equipment Corporation, Maynard Massachusetts, Order No. AA-5075A-TC, August 1977.
4. VAX-11 Macro Language Reference Manual, Digital Equipment Corporation, Maynard Massachusetts, Order No. AA-D032D-TE, May 1982.
5. GoTo Statement Considered Harmful Dijkstra, Edsger W.; Letter to the Editor, Communication of the Association for Computing Machinery (CACM), March 1968.
6. Flow Diagrams, Turing Machines, and Languages with only Two Formation Rules, Boehm, Corrado and Jacopini, Giuseppe. CACM, May 1966.
7. A Firmware Implementation of Block Structured Programming. Raymond, Jacques. Technical Report TR78-04, University of Ottawa, Department of Computer Science, 1978.
8. Revised Report on the Algorithmic Language Algol-60. Naur, Peter (Editor). CACM, January, 1963.
9. The Programming Language Landscape. Ledgard, Henry and Marcotty, Micheal. S.R.A Inc., 1981.
10. Macro Reference Manual, Roberts, G. Department of Computing Services, University of Waterloo, September 1980.
11. Hibal Structured Programming Macros, Stanford Linear Accelerating Center internal document, Stanford University, 1974.
12. Programming in Modula-2, 2nd Edition Wirth, Nicklaus. Springer-Verlag, 1983.

13. Pascal Users Manual and Report, Jansen, Karen and Wirth, Nicklaus. Springer-Verlag, 1978.
14. PL360, A programming language for the 360 Computers, Wirth, Nicklaus. Journal of the Association for Computing Machinery (JACM), 1968.
15. Toward a Theory of Test Data Selection, Gerhart, Susan L. and Goodenough, John B. IEEE Transactions on Software Engineering, Vol. SE-1, No. 2, June 1975.
16. A Generalised Control Structure and its Formal Definition, Parnas, David L. CACM, Vol. 26, No. 8, August 1983.
17. IBM System/370 Principles of Operation. International Business Machines. Order No. GA22-7000, October 1981.
18. PERQ Micro-Programmer's Guide. Rosen, Brian and Strait, John P. Three Rivers Computer Corporation, 8th February 1982.
19. PERQ QCode Reference Manual. Barel, Miles A. and Strait, John P. Three Rivers Computer Corporation, 4th February 1982.
20. Advances in Computer Architecture, 2nd edition. Myers, Glenford J. John Wiley & Sons publishers, 1982.
21. The New Math of Computer Programming. Mills, H.D. CACM Vol. 18 No. 1, Jan. 1975.
22. Pascal 8000 Reference Manual. Australian Atomic Energy Commission, Version 2.0A, 1980.
23. Pascal/VS Programmers Guide. International Business Machines, Order No. SH20-6162, April 1981.
24. Waterloo Pascal Users Guide & Language Description. Computer Science Group, University of Waterloo, August 1982.