INFORMATION TO USERS

This manuscript has been reproduced from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

Oversize materials (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps.

ProQuest Information and Learning  
300 North Zeeb Road, Ann Arbor, MI 48106-1346 USA  
800-521-0600
An Implementation Of The Discrete
Portion Of The Combined Digital
Simulation Language
GEST
By
Ladislav J. Bleha

Submitted To The School Of Graduate Studies
In Partial Fulfillment For The Requirements Of
The Degree Of Master Of Applied Science.

Department Of Electrical Engineering
Faculty Of Science And Engineering
University Of Ottawa
Ottawa, Ontario

April, 1977

© L.J. Bleha, Ottawa, Canada, 1977
INFORMATION TO USERS

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleed-through, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.
ACKNOWLEDGEMENTS

I wish to express my appreciation to the entire faculty and staff of the Department of Computer Science and Electrical Engineering, The University of Ottawa.

In particular, to Dr. Tuncer Oren, as my supervisor, for his patience, counseling and everpresent assistance, invaluable suggestions and encouragement during the course of this project.

To Dr. Louis Birta for his advice during the development of the translator.

Finally I must acknowledge that without the moral support of my family I would not be able to complete this work.
## Table of Contents

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Introduction to GEST</td>
<td>8</td>
</tr>
<tr>
<td>2</td>
<td>Implementation of high level languages</td>
<td>24</td>
</tr>
<tr>
<td>3</td>
<td>Implementation strategy used for the GEST translator</td>
<td>27</td>
</tr>
<tr>
<td>4</td>
<td>Implementation of synchronous variables in GEST</td>
<td>36</td>
</tr>
<tr>
<td>5</td>
<td>Implementation of I/O</td>
<td>41</td>
</tr>
<tr>
<td>6</td>
<td>Implementation of simulation monitoring</td>
<td>45</td>
</tr>
<tr>
<td>7</td>
<td>GEST example</td>
<td>48</td>
</tr>
<tr>
<td>8</td>
<td>Notes on the possible implementation</td>
<td>53</td>
</tr>
<tr>
<td>Appendix A</td>
<td>Syntactical rules of GEST</td>
<td>74</td>
</tr>
<tr>
<td>Appendix B</td>
<td>The main processor's subroutines</td>
<td>103</td>
</tr>
<tr>
<td>Appendix C</td>
<td>Bibliography</td>
<td>147</td>
</tr>
</tbody>
</table>
Extended Table Of Contents:

CHAPTER 1

1.0 Concept of simulation languages ........ 8
1.1 Principal features of simulation languages ... 12
1.2 Do we need a new simulation language ....... 18
1.3 Block representation of GEST programs ...... 20

CHAPTER 2

2.0 Implementation of high level languages .... 24

CHAPTER 3

3.0 Implementation strategy used for the GEST translator ...................... 27

CHAPTER 4

4.0 Implementation of synchronous variables in GEST .......................... 36

CHAPTER 5

5.0 Definition of run time outputting in GEST ........ 41

CHAPTER 6

6.0 Implementation of simulation monitoring .... 45
CHAPTER 7

7.0 GEST example .................. 48

CHAPTER 8

8.0 Notes on the possible implementation .... 53
8.1 The PHASE A, planning and system description ... 55
  8.1.1 System description ............... 56
  8.1.2 Specification of the GEST components ... 58
  8.1.3 System syntax description ........... 65
  8.1.4 Development and documentation
      of algorithms used within the defined
      system .................................. 65
  8.1.5 Interaction of algorithms concerning the
      functional flowchart .................... 65
  8.1.6 Detailed system specification and
      limitations, based on the system
      syntax description ...................... 66
  8.1.7 Selection of a language to suite
      the system needs ....................... 66
  8.1.8 Specification of test input streams ...... 66
  8.1.9 Documentation and evaluation of
      the system description to achieve
      the goal of the defined system .......... 67
  8.1.10 Personnel and hardware/software
      requirements ............................ 67

8.2 The process of coding - PHASE B ........ 68
8.2.1 A selection of a coding technique and the programming strategy ........................................ 68
8.2.2 Writing of the code using the selected language and the coding technique ........................................ 70
8.2.3 Creating a sufficient BACKUP copy for every completed part of the project ........................................ 70
8.2.4 The system SETUP for testing and debugging ........................................................................ 70
8.2.5 Summary of specific hardware/software dependent features ...................................................... 70
8.2.6 Writing of an installation manual ...................................................................................... 71
8.3 The PHASE C - testing and debugging ............................................................................. 72
   8.3.1 Creating and running of the test streams ........................................................................ 72
   8.3.2 Improvement of the system efficiency ........................................................................... 72
   8.3.3 Creating a users guide ................................................................................................. 72
   8.3.4 Notes toward a feature implementation ........................................................................ 72
8.4 Machine dependent features of the current implementation .................................................. 73

APPENDIX A Syntactical rules of GEST ................................................................................. 74
APPENDIX B The main processor's subroutines ............................................................................ 103
   B.1 List of subroutines ........................................................................................................... 104
   B.2 List of subroutines by problem areas ............................................................................. 105
   B.3 Detailed subroutines description .................................................................................. 107
APPENDIX C Bibliography ......................................................................................................... 147
ABSTRACT

An implementation of Discrete Portion of a combined digital simulation language, called the General System Theory Implementor, referred to by the acronym GEST, is presented.

A GEST translator, accepting a GEST source program, generates the corresponding FORTRAN IV program and executes it.

This implementation handles a subset of GEST statements with a syntax defined for the Discrete Portion of the simulation language.

A general review of simulations and simulation languages with a respect to simulation requirements of large systems is given.

The implementation of this translator is presented with recommendations for the future implementation and enhancements based on the experience gained during this study.
CHAPTER 1

1.0 Concept of simulation languages

Simulation programming languages are designed to assist analysts in the design, programming, and analysis of simulation models. Ten particularly important simulation programming language features are identified: Modeling a system's static state, modeling system dynamics, statistical sampling, data collection, analysis and display, monitoring and debugging, initialization and language usability. The future development of simulation programming languages will be dependent on advances in the fields of computer languages, computer graphics and time sharing.

To be able to understand the specific requirements which are expected to be covered by the simulation programming languages the following will define what is understood by a simulation.

-SIMULATION (first definition):

Is a performance of experiments upon a model of a system for the purpose of drawing inferences concerning the properties of the system under investigation from the behavior of its model.
-SIMULATION (second definition):

Is the replacement of a given system by a substitute system, or simulator, which responds to stimuli in a similar way and hence has the salient characteristics of the given system.

Model may be defined in the following way: To an observer O, an object A is a model of an object B to the extent that O can use A to answer questions that interest him about B.

Model can be:
A simulation programming language (SPL) is a problem oriented language with special features. Simulation being a problem-solving activity with its own needs, programming languages have been written to make special features available to simulation programmers at a problem oriented language level.

Historically, Simulation Programming Languages have developed gradually from assembly language programs with special features, through extended commercially available Problem Oriented Languages, to sophisticated, special-purpose Simulation Programming Languages.
1.1 Principal features of simulation languages

FEATURES of the simulation programming languages that are not normally found in most other programming languages have the following characteristics:

1) They provide data representation that permit efficient and straightforward modeling.

2) They permit the reproduction of dynamics within a modeled system.

3) They are oriented to the study of stochastic systems, that is they contain procedures for the generation and analysis of random variables, and time series.

The first feature calls for data structures more elaborate than the typical unsubscripted-subscripted variable organisations found in the FORTRAN programming language.

DATA STRUCTURES must be richer in two ways: They must be capable of complex organisation, as in tree structures, lists, and sets and they must be able to store varieties of data, such as numbers, both integer and real, double precision and complex, character strings of both fixed and data structure references. As data structures exist only so that they can be manipulated, statements must be available that (i) assists in initializing a
system data base (as we can call the collection of data that describe a system); (ii) permit manipulation on the data, such as adding elements, changing data values, altering data structures, and monitoring data flows; and (iii) enable communication between the modeler and the data.

The second feature deals with modelling formalism, both definitional and executable, that permit the simulation of dynamic, interactive systems. Statements that deal with time dependent descriptions of changes in system state, and mechanisms that organize the execution of various system-state change programs so that the dynamics of a system are represented correctly, are an integral part of every Simulation Programming Language.

The third feature stems from the fact that the whole world is changing in a Stochastic manner. Because things do not happen regularly and deterministically, but randomly and with variations, procedures are needed to generate pseudorandom variates from different statistical distributions and from empirical sampling distributions, so the real world variability can be presented.

The three most frequently cited Reasons For Having Simulation Programming Languages are (i) programming convenience, (ii) concept articulation and (iii) communication and documentation.
Every Simulation Programming Language has a number of its own special simulation-oriented features which distinguish that simulation programming language from other simulation languages. As certain features of simulation programming languages become widely used, their definitions will evolve and become more standardized. This leads us to establish the basic simulation programming language (SPL) requirements.

An SPL must provide:

- Facilities for performing experiments, for presenting experimental results, for prescribing experimental conditions etc. (To study the behavior.)

- Facilities for describing the structure of a great variety of systems. Representations are needed for describing the objects found in systems, their qualities and properties, and the relationships between them. (A mathematical model of a system).

- Facilities for describing dynamic relationships within systems and for operating the system representation in such a way that the dynamic aspects of system behavior are reproduced. (Operates over time.)

The static structure of a simulation model is a time
-independent frame work within which system states are defined. System states are possible configurations in which a system can be. Dynamic systems act and interact within a static data structure, changing data values and, thereby, changing system states. A system is an interacting collection of objects in a closed environment, the boundaries of which are clearly stated. Every system contains identifiable classes of objects, which can vary in number, have varying numbers of identifying characteristics, and are related to one another and to the environment in changeable although prescribed ways.

Simulation programming languages may be divided into several groups by the following criteria:

1) Application area: General simulation languages, special simulation languages.

2) Type of the Computer: Digital or hybrid.

3) Time Set of the model: Discrete, continuous or combined.

4) Time Structure: Continuous or discrete (activity oriented (time 'slicing'), event oriented (exogenous, endogenous, process oriented)).

5) Type of Access to the computer: Interactive (on-line) or non-interactive (off-line).
6) **Type of the Language Processor:** compiler, translator, macro-generator or interpreter.
When To Use Simulations?

Criteria, for deciding on the use of a computerised simulation study are AVAILABILITY, CONVENIENCE and ECONOMY or COST.

- Availability: A real system may not exist, for example hardware simulation in developing software for the next generation of computers, or the real system is not available (simulation of lunar landing).

- Convenience: Experimentation on the real system may be impractical (simulation of social systems, business simulation). Or for example analytical solutions can be too difficult to find.

- ECONOMY or COST: The cost of experimentation on the model including the cost of building and maintaining the model should be less than the cost of experimenting on the real system for the total number of experimentations required to get the necessary information (assuming experimentation on the real system is possible).
1.2 Need for a new simulation language.

The general features of simulation languages are not sufficient for modelling of large scale systems. To meet the following requirements the new simulation language GEST has been developed:

1) To handle large scale systems GEST permits the definition of a given system as a set of component systems having interactions. The modelling "independence" of the component systems is very useful because more than one team can work and develop the model at the same time separately. The user is asked to distinguish input, state variables and state transition functions of each component system.

2) The interfaces between several mathematical models of a system may be expressed by a description how all component systems are interrelated if these are available one can easily take already existing simulation models with or even without modifying them and develop mathematical models of a new system. The large scale system will consists all these simulation models and it is not always necessary to start from scratch. In GEST this facility is given by the Coupling Declaration.

3) Some of the component systems may operate over discrete and/or continuous time sets. Because of the impossibility of restricting the simulation model and its component systems on
discrete or continuous simulations only, there is a need to have combined discrete and continuous time digital simulation languages.

4) One needs to be able to describe how component systems and their interrelationships can vary with time. This could be of particular importance in a simulation study of long range international politics or financial models.

5) The parallel execution of programs is handled in GEST at two levels: at the level of the definition of the component systems and at the level of the state transition functions for each of the component systems.

6) Another requirement, very handy in modelling recurrence is to give a user the option to declare synchronous variables. The detailed description of synchronous variables in GEST and the implementation algorithm is given in Chapter 4.
1.3 Block representation of GEST programs:

A GEST simulation model consists of two parts:

1) the first part is a mathematical model of the system. It may done by defining models of component systems and their interrelationships. Every such component system operates on sets of input values, state values, output values using state transition and output functions. The component systems and a definition of how they interact with each other describe the total system.

2) the second part consists of the statements to monitor the simulation study and to perform all desired experimentations for a simulation run. For example, statements to initialize and reinitialize the model, specification of an external input or several types of output.

A typical sequence of statements in GEST and a description of both parts are shown in the following block diagram.

Preamble

*---------------------------------------------------------------*
| PREAMBLE                                                   |
| Input size declaration                                    |
| Time unit declaration                                     |
| Background type declaration                                |
| Type declaration                                           |
| Array declaration                                          |
| Equivalence declaration                                    |
| Integration specification                                  |
| Debugging control                                          |
*---------------------------------------------------------------*
Mathematical model of the system

**Coupling**

```plaintext
| COUPLING |
```

---

**Component system z1**

```plaintext
SYSTEM Z1 IS DISCRETE
| Background declaration |
| Type declaration |
| Equivalence declaration |
| Random variable declaration |
| Array declaration |
| Set declaration |
| Queue declaration |
| Attribute declaration |
| Function declaration |
| input is cartesian(...) |
| state is cartesian(...) |
| State transition function |
| `STF` |
| output is cartesian(...) |
| Output function |
| `OF` |
```

---

**Component system z2**

```plaintext
#SYSTEM Z2 IS DISCRETE
| State transition function |
| `#STF` |
| Output function |
| `#OF` |
```

---
Simulation study monitoring

Simulation run monitoring

Run time activities

- initialization
- data collection
- integration
- input scheduling
- outputting
  - heading
  - state and output trajectories
  - other variables

Post run activities

- calculation
- figure of merit
  
- output (print, print/plot)
  - heading
  - parameters
  - results

Simulation run monitoring

Run time activities

- initialization
  
- outputting
  - other variables
Post run activities

Post study statement

- calculation
  - overall figure of merit
- output (print, print/plot)
  - heading
  - parameters
  - results
CHAPTER 2

2.0 Implementation of high level languages

The success of a programming effort depends not only on the hardware on which the application is to be run, but also on the available programming systems. The programming systems generally include assemblers, compilers, translators, interpreters, report generators, program generators, various utility programs, etc. The purpose of programming systems is to increase the productivity of a programmer by providing functions that make it easier to program an application for operation on a computer.

In programming an application, the major problem confronting the programmer is the communication of the problem to the computer in a format acceptable to the machine circuitry. The set of representations, formats and rules used to communicate the problem is a programming language. Specifically, a programming language is a language used to prepare computer programs.

The excessive amount of time required to write programs in machine language, the clerical work needed to keep track of storage positions and assignments, the difficulty of renumbering all the various operation codes, etc., led to the development of
symbolic languages that use mnemonic (meaningful) terms.

In many cases, a specific language may be appropriate for the description of a given application but inappropriate for execution on a computer or for the optimization of subsequent execution time. The process of translating from one language form to another is of interest, therefore, particularly when it involves translation programs from source language to machine language. A computer program which operates on programs as data is called a language translator.

Three main types of translators can be identified: Compilers, assemblers and interpreters. A compiler accepts programs expressed in a given language, i.e., the argument language, and produces corresponding programs expressed in a second language, i.e., the function language.

An assembler is a special case of a compiler. The statements of the source program are primitive, in that they need not be analyzed into component statements. Since a fixed correspondence usually exists between symbolic instructions and actual machine instructions and between symbolic locations and addresses, translation essentially consists of a substitution of numeric values for symbolic operations or operands.

An interpreter is a special case of a translator. The object program is normally generated as an intermediate result and is discarded after it has been executed by the interpreter. The execution of an interpreter usually proceeds as follows:
each statement in the argument language is first translated to an intermediate function language, is then interpreted in that language, and is finally executed. Only the results of the executed statement are retained. It follows that statements from the argument program are selected for processing by the interpreter in a sequence determined by the execution of preceding statements.

The objective of an assembler program is to produce machine language function programs. Although the majority of compiler programs also produce machine language function programs, they are not so restricted by definition. In fact many compilers do produce assembler language function programs.

Most computer applications require mainly a combination of mathematical, file processing and retrieval techniques. Accordingly, these facilities are well ingrained in most procedure-oriented languages. Translators, tend to involve character manipulation, table construction and searching and various types of error analysis.

The processing programs consist of language translators, system service programs and user written problem programs. The programmer uses these programs to specify the work that the computing system is to perform and to aid in program preparation.
3.0 Implementation strategy used for the GEST translator

The GEST processor, written in FORTRAN IV has been gradually developed from a program, called Synchronous Variables Analyser. The algorithm of this program is described with more details in Chapter 4. Initially the program was able to handle single words only, with no more then 4 symbols in an identifier. It was then extended to a program which can work with up to 16 characters in an identifier.

To start with the program analysing synchronous variables was not chosen accidentally only, but because of the importance and the basic feature of GEST - to handle synchronous variables and their essential occurrence in simulation of large complex systems.

The processor analyses input GEST program, with its syntax rules as Appendix A, and translates the GEST program into a FORTRAN IV program.

The object FORTRAN program is not only a translation of the GEST source program, but it also includes all necessary statements to build, run and monitor a simulation run.

The GEST language was defined and developed as a (Oren,
1971a) Ph.D. Dissertation, for simulation of large scale complex systems.

The process of translating GEST source program into a FORTRAN program has two steps. The first step builds the main FORTRAN program and tables of identifiers, the second step creates one subroutine for every component system of a given GEST input program. Names of the generated subroutines correspond to the names of the component systems. Thus the maximum length of the name of a component system is 6 characters, where the first one must be alphabetic, and the remainder alphanumeric. This feature imposes the requirement for a unique name for every component system.

Monitoring of the execution of subroutines is controlled by CALL statements in the generated FORTRAN main program.

For all searches in the tables, created by the GEST processor, a hashing technique is used to reduce time. Subroutine TS725 generates hash codes for input strings and returns all other necessary information like number of single computer words to store such a string and a number of characters in the string.

An input GEST program is read and its statements are analysed. Subroutine TS729 (service routine TS72.9) - comment analyser is called to check if there is a GEST comment card. All GEST comment cards are converted to the FORTRAN format. Two
listings are produced from the GEST program. The first listing is the original GEST program, the second one is the complete generated FORTRAN IV program.

Subroutine CHECK uses a hash code of the first identifier of the GEST source to execute a statement of the processor, which will take proper action corresponding to the input identifier. For instance if the first identifier is the GEST keyword SYSTEM, the appropriate segment of the main processor is invoked and a pattern for subsequent call statements is established.

This structure of modular solution, based upon a path keyword/hash-code/action taken, through the subroutine CHECK gives an easy way of updating the processor. By the updating is meant a process of adding new modules to handle additional GEST statements.

In general, every statement of a GEST program has a corresponding ENTRY and its module in the processor. The action or series of actions to be performed varies. If the structure of a GEST source statement does not conform to the GEST grammar, an error message is produced or if a fatal error is detected, the processing is terminated.

To give the user more freedom, the length of state variables names and other identifiers in GEST (except component system names) may have up to 16 characters. Source GEST program can contain an underscore as a symbol to express a concatenation
of two words to create an identifier. Maximum length of such an identifier is again 16 characters (including the underscore).
When the underscore or a longer name (7-16 characters) is used, the processor generates a new temporary name of the form TTTI
((I=1,2...). These new generated names (identifiers) are used in the generated FORTRAN program.

The table of identifiers is generated and every time a new identifier is recognized by the processor, the table is automatically updated. The most pertinent information about variables is stored (name, hash code, flag for state variables, pointer where the state variable has been declared, where used, and a flag if a remembered value (of the form ZZZI) has already been generated, another flag for identifiers which generated new temporary names (of the form TTTI).

The translation of a GEST source program into a FORTRAN program starts with reading in the GEST source program. The processor analyses the contents of every card and subroutine TS725 is called to get the first identifier on the statement currently being processed. The identifier may be a constant, a variable or a keyword. To distinguish to which of the above categories it belongs, the same subroutine generates a hash code. The hash code than gives an entry to the table of identifiers. Content of this table entry is compared against the identifier and if there is a match - in the part of the GEST keywords - switch to execute the corresponding module of the main program is
done through subroutine CHECK. If there was not a match against
GEST keywords, the entries of the table of identifiers are
searched next. If the table entry of that identifier is empty,
corresponding values are inserted.

Because most of the GEST program statements must be placed
in a certain sequence (not because of a GEST restriction but the
logical aspect of passing the information to the processor) we
may assume that all statements necessary to describe a component
system are present and then the following will be a description
how the GEST processor, using different subroutines handles the
process of the translation.

At the beginning of every GEST program there may be
PREAMBLE with the following statements:

- **INPUT SIZE DECLARATION** - if the input size is not
declared, it is assumed to be 72. If this card is present it
specifies the number of columns of the GEST program cards used
for coding. The processor will set maximum range for the
corresponding DO - statements.

- **TIME UNIT DECLARATION** - specifies unit of time used for
the given simulation and it overrides the default time unit
(HOUR).

- **BACKGROUND TYPE DECLARATION** - the occurrence of the
keyword BACKGROUND causes the subroutine TYPE to be called to
analyse the BACKGROUND statement. There may be a common
BACKGROUND declaration for all component systems, defining all identifiers to be of one given mode—overall BACKGROUND declaration. Or the BACKGROUND declaration is given for one component system only, LOCAL BACKGROUND DECLARATION, in this case the component system name is given.

If the BACKGROUND declaration is not present the processor generates an IMPLICIT REAL statement for all identifiers of the system description.

- TYPE DECLARATION — when the GEST processor detects in the GEST source program the TYPE declaration, subroutine ARAVEC is called to analyse the declaration and to generate for instance a statement REAL C(5) for GEST Type Declaration REAL ARRAY C(5) or INTEGER Z(5), V(7), Q(10) for INTEGER VECTORS (5), V(7), Q(10), or DIMENSION Y(10), Z(50), W(2, 10) for GEST source statement ARRAYS ARE Y(10), Z(50), W(2, 10).

- The synonyms to designate a given variable in the EQUIVALENCE DECLARATION. The Equivalence Declaration must appear at the beginning of a system declaration. All variables placed at the same equivalence group are assumed to be of the same mode. When EQUIVALENTS ARE... Is recognised, subroutine EQUIV will generate the corresponding FORTRAN EQUIVALENCE statement(s).

After the PREamble statements there are statements describing a mathematical model of the system. First statement
identifying a component system is a **SYSTEM DECLARATION**. To handle all tasks concerning the GEST SYSTEM declaration, routine SYSTEM is called. This subroutine checks the syntax of the statement, separates the component system name and stores it in a vector of component system names. If the system name is not unique, a fatal error message is printed and the process of translation is terminated. Similarly if the component system name exceeds the maximum length a warning error message is produced. Because of the ability of the present processor to handle only discrete systems, the keyword DISCRETE must be detected in the SYSTEM declaration statement, otherwise the process of translation is terminated (CONTINUOUS systems).

After the System Declaration there may be another BACKGROUND, TYPE, EQUIVALENCE DECLARATIONS for the given component system.

Syntax of the GEST INPUT DECLARATION is analysed by subroutine INPUT.

The next statement of the component system is a **STATE VARIABLE DECLARATION**. This declaration gives the names of the State Variables used in state transition functions. Subroutine STATE checks the correct occurrence of GEST keywords, separates names of the state variables and returns information on them to the main program. The main program generates entries for the state variable names in the table of identifiers. A flag distinguishes them from other identifiers of the component system.
The **STATE TRANSITION FUNCTION DECLARATION** signals that one or more State Transition Functions follow. Of course the system (the component system) should have the same number of state transition functions as there are state variables specified in the state variable declaration of that component system.

Every state transition function is analysed and the table of state variables is updated with line numbers where every state variable is declared and where it is used. If the state variable needs to be replaced by a temporary variable to hold its initial value, the GEST processor generates the new remembered value, updates the table of state variables with a flag, showing that the new remembered value was already generated and a new arithmetic assignment statement of the form

\[ \text{State Variable Name} = \text{Remembered Value} \]

is added to the state transition functions of the source GEST program.

The state transition functions may be followed by output functions which describe the output from the GEST component system. The conversion of these output functions into FORTRAN is done almost without any changes to the original source GEST code. Between the last state transition function and GEST OUTPUT FUNCTION there may be GEST OUTPUT STATEMENT to print values of the state variables. Detailed description of this conversion is given in Chapter 5.
One component system description may be followed by others and the whole system is composed of the interconnection of the component systems.

The Simulation Study Monitoring in GEST is done by two groups of statements. First group of statements (Run Time Activities) is used for specifying the number of simulation runs to be performed, initialization, data collection, integration input scheduling and outputting. The second group of statements (Post Run Activities) serves to calculate figure of merit and to generate output - print, print/plot. The present GEST processor has implemented only the first group of statements.
CHAPTER 4

4.0 Implementation of synchronous variables in GEST

The state variables used to represent the state of a system are the synchronous variables and provide the basic parallel computational of GEST.

A simple example of the usage of synchronous variables (labeled variables) is given below.

Suppose one wants to calculate the values of \( a \) and \( b \) at each time \( t \), where \( t \in [1,n] \). The initial values are \( a \) and \( b \). And the recurrence relationship giving the values of \( a \) and \( b \) (at time \( t \)) are given by the following very simple relation:

\[
\begin{align*}
  a &= a \ast b \\
  b &= a + b
\end{align*}
\]

To be able to calculate the time series for \( a \) and \( b \), the user can define a dummy variable \( Z \) and can write for example the following statement:

\[
\begin{align*}
  A &= A_0 \\
  B &= B_0 \\
  1\ Z &= A \ast B \\
  B &= A + B
\end{align*}
\]
A=Z

.... print statements
.... control statements
GO TO 1

If A and B are declared as synchronous variables with initial values A0 and B0 respectively, the statements
A=A*B
B=A+B
will be sufficient to define the recurrence relationships between the two variables.

From the above example it becomes obvious that the variable Z is used as a temporary variable to hold the remembered values of the A. The introduction of such (a) remembered variable(s) is necessary to be able to update the current values of the variables used in the state transition functions.

To eliminate the problem of redefining and rewriting the original state transition functions, one has in GEST a facility which will handle the synchronous variables. The user must define in the GEST State Variable Declaration of each component system the names of the state variables. GEST processor analyzes the State Variable Declaration and the State Transition Functions (STF) and all the necessary changes will be generated automatically. This gives the user a great flexibility. The user may have for example n state transition functions for n
state variables, placed in any order without being obliged to take care of the temporary variables to hold the remembered values of the synchronous variables. Any additional changes like inserting, deleting or modifying of the state transition functions can be done without a modification of any other state transition function(s).

To determine the next state of a component system from its current input and the current state, the state transition function(s) are used. This basic feature of the state transition function makes it possible to define synchronization of the input/output relationships. For simulation of large complex systems synchronous variables are essential. (In GEST the state variables of a component system are by definition synchronous variables.)

Within a mathematical model of a component system the state transition functions may be placed in any order and even any variable of any component system can be referred to in any other component system.

The algorithm used to implement the synchronous variables in GEST is described in the following flowchart.

At the beginning, the algorithm reads a list of state variables of a component system. If the component system has only one state variable there is no need to have a temporary variable. For this case the work area called work area 1 will
store the state transition function.

If the state variable list of a component system has more then one state variable, then the algorithm will analyse the state transition functions. The number of state transition functions should correspond to the number of state variables of the component system.

To decide where the remembered value should be used is based on the rule: If a reference is made to a state variable in a state transition function after its appearance at the left hand side of the state transition function, there is a need to generate a remembered variable to hold its remembered value. The replacement of a state variable is done at the left hand side of a state transition function, where it was first defined. The GEST processor generates for temporary (remembered) variables names of the form $ZZZI$, where $i$ is a sequence number.

When all state transition functions of a component system are processed and placed into the work area 1, the processor generates assignment statements, one for every generated remembered variable. The assignment statement is of the form:

'replaced state variable' = $ZZZI$.

The number of remembered variables, generated by the GEST processor, may be reduced changing the order of state transition functions. If we consider again equation (1) and (2), where $\lambda$
and B are the synchronous variables:

\[ A = A + 2 \cos(2.5A) \]  
\[ B = A + B \sin(0.72B) \]  

To be able to evaluate equation (2) properly we need to replace the state variable A at the left hand side of the equation (1) by a remembered value, in this case by ZZZ1.

The state transition functions (1) and (2) will be interpreted by the GEST processor, the following way:

\[ ZZZ1 = A + 2 \cos(2.5A) \]  
\[ B = A + B \sin(0.72B) \]  
\[ A = ZZZ1 \]

If however, equation (2) precedes equation (1) there is no need for having a remembered value for A. The rearranging of the order of the state transition functions can be performed by a topological sort. The topological sort in conjunction with the algorithm of synchronous variables will minimize the number of remembered values generated by the GEST processor.
CHAPTER 5

5.0. Definition of run time outputting in GEST

A mechanism used for exchanging information with the outside world from the point of view of a computer may be a program or input data for a program or results of the process of a computation. In terms of a given simulation language we may be interested in processing pieces of information of the segment of a compiled program and to follow the flow of information.
5.1 General description and implementation

Two kinds of run time outputting are handled in GEST. Firstly it may be GEST own PRINT statement of the form:

1) PRINT FOR FIRST PAGE n HEADING LINE(s)

or

2) PRINT <variable list>

Or FORTRAN IV type of the WRITE(a,b)<list> statement. Their implementation in GEST is handled in the following manner.

The first PRINT statement may be used at two forms:

-case 1(i):

PRINT n HEADING LINE(s)

This format assumes that the n cards consisting of the heading line(s) will follow the PRINT statement. Heading lines will be printed on the top of every new page.

Implementation of the case (i) was done throught pre-assigning an internal storage to accomodate the given Heading Lines. Usage of this solution is then restricted and number of heading lines must be less or equal to nine. In the case of allocating a temporary disk file the number of the heading lines may be unlimited. It is a matter of a practical consideration if there is a need to have a power of storing of a larger number of
such heading lines.

-case 1 (ii):

PRINT FOR FIRST PAGE n HEADING LINE(S)

The GEST processor will generate FORTRAN format WRITE statements. The generated FORMAT statement has as Hollerith field the given heading lines. A temporary storage for 80 characters at time is needed. The heading lines of this case are printed ONCE only on the top of first page.

-case 2(i):

PRINT <VARIABLE LIST>

Where number of variable in the "variable list" does not exceed eight. Assuming to have variables ID1, ID2, ID3, ID4,..., ID8 in the variable list, the GEST processor will generate the following output:

<table>
<thead>
<tr>
<th>TIME</th>
<th>ID1</th>
<th>ID2</th>
<th>ID3</th>
</tr>
</thead>
<tbody>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
</tbody>
</table>

For the above variables (TIME, ID1, ID2,..., ID8) the maximum of 11 printing positions for each is used. (FORTRAN Format E11.4 is used for real variables)
-case 2 (ii) :

PRINT <variable list>

Will handle GEST PRINT statements with more than 8 variables within the <variable list>. In this case the processor generates output having 5 variables printed in one line. The first variable of each such an output is always TIME, followed by all variables from the <variable list>.
CHAPTER 6

6.0 Implementation of simulation monitoring

A simulation study consists of a sequence of one or more simulation runs, where a simulation run is an uninterrupted recording of the system's performance under a specified combination of controllable variables. Another definition of a simulation run (Oren, 1974): Simulation run is the act of observing the behavior of a system for a given period of time. The simulated time starts at t initial and ends at t final.

The simulation study monitoring is the specification of a sequence of simulation runs and the post study activities. The simulation study monitoring in GEST consists of two parts: (1) simulation run monitoring and (2) post study statement.

The simulation run monitoring is specification of run time activities and post run activities. Run time activities consist of the initialization of the model, data collection, integration specification, input scheduling, and specification to output the state trajectory and the output trajectory of the system. When a simulation run is finished we may be interested to perform some extra calculations. During this period the simulation time is not taken into account. If required to calculate figure of merit it is based on the behavior of the
system within the simulation run. To display post run calculations (mainly the figure of merit of the system) there are in GEST statements to generate the outputting. Both, the post run calculations and the output statements are called post run activities. Another term used in the same sense is post run statements.

When one simulation run is completed (run time activities and post run activities), the same mathematical model of the system can be used to define another simulation run. There may be any number of simulation runs.

After completing a simulation study (one or more simulation runs) we may be interested to describe post study activities. The post study activities may include calculations of the overall figure of merit of the system, based on the figure of merits calculated after each simulation run and statements to display the calculated results.

The figure of merit of a system is a symbol which summarizes how well a given system satisfies the goal of its existence in a given scenario. For complex systems the figure of merit will be a multi-dimensional array. Each simulation run will have its own figure of merit so more than one figure of merit is calculated in terms of all simulation runs. An overall figure of merit is calculated based on the figure of merits calculated for each of the simulation run.

The following is a description and an example of a
simulation run monitoring in GEST. The statement 'RUN UNTIL <label>'' starts the description of the run time activities. The <label> delimits the range of the run time activities. Between these two statements may be placed any necessary system initialization (or reinitialization), data collection statements, input scheduling and so on. After the <label> will be placed all statements of the post run activities (calculation of the figure merit, output statements). Every simulation run monitoring ends with 'ENDRUN'' statement.
CHAPTER 7

7.0 GEST Example

To illustrate the process of translating a GEST source program into FORTRAN IV program, the next pages provide an example.

The System 23 is being defined as a discrete system with input I33. TRANSITION Function (S.t.f.) section. Output from the system is represented by three variables O31, O32, O33 and are calculated for the given time frame (starting at time 0 and incremented by 1 until its value reaches 12). The values of input I33 are given in the GEST source program.

The FORTRAN IV program resulting from the translator has main program which is providing all the housekeeping (according to the GEST source) and the necessary initialization. For every system there will be one subroutine.

Values of the state transition functions and the values of the output variables are calculated in the SUBROUTINE Z3.

Last page of this chapter illustrates the behaviour of the system over the specified time frame.
SYSTEM 23 IS DISCRETE
INPUT IS CARTESIAN (133)
STATE IS CARTESIAN (G, H)
S*T*F*
G=GH=(G/100)+(I)*
H=HGH=(H/100)+(I/3)*
OUTPUT IS CARTESIAN (C31, 032, 033)
031=G+H
032=G*2
033=7.6*H+3.2
RUN UNTIL 1973
PRINT 2 HEADING LINES
OUTPUT FOR SYSTEM 23**
STATE VARIABLES ARE : G, H     INPUT IS 133
PRINT G,H;133,031,032,033
INITIALIZE (23)
DATA INPUT (23) AT EVERY DAY START AT TIME=0, UNTIL TIME=11.*
133 12. 9. 7.3 5.1 22.4 31.5 2. 16.1 19.3 2.15. 31.2 33.031
1973: ENDBUSN
```fortran
C MAIN PROGRAM
0001 REAL * 4 (I3)
0003 DIMENSION ZZ22(I3)
0005 DATA ZZ22/12.0, 7, 3.5, 1, 22.4, 31.5, 2, 16.1, 19.3, 32.1, 15, 21.2, 33, 3, 03/

C MEMBER CAR
0004 COMMON C31, 032, 033

C RUN 1
0005 C TIME=0.
0005 C EXTERNAL INITIALIZATION OF SYSTEM ZZ
0006 G=7.1
0007 H=2.2

C INTERNAL INITIALIZATION OF SYSTEM ZZ
0008 IS=0

C CALL ZZ (H, G, 133, IS)
0010 IS=1

C PRINT HEADING LINE(S) AND PRINT WITH LIST
0011 WRITE(6,11)

1 FORMAT(1H1, 1X,
1 ' OUTPUT FOR SYSTEM "ZZ",
2 ' STATE VARIABLES ARE: G, H. INPUT IS 133
2 */*)

CC13 WRITE(6,3)
0014 2 FORMAT(1H1, 7X,
2 ' TIME ', G, 133,
2 ' (H, G, 133)

0015 WRITE(6,3)TIME, G, ZZ22(I1), D31, D32, D33

0016 3 FORMAT(1H0, 7X, 2X, F11.4))

0017 11 KKK2=1, 12

0018 CALL ZZ (H, G, 133, IS)
CC19 CALL ZZ (H, G, 133, IS)

C020 TIME=SKKK2

C021 WRITE(6,7)TIME, G, ZZ2(ZZ2(ZZ2(1)), D31, D32, D33

C022 11 CONTINUE
C023 STOP
C024 END
```
SUBROUTINE Z3 (H, G, I33, IS)

REAL * 4, I33
COMMON C31, O32, O33

IF (IS) 1, 2, 1
C SYSTEM Z3 IS DISCRETE
C INPUT IS CARTESIAN (I33)
C STATE IS CARTESIAN (G, H)
C
S = T * F

1 ZZZI = H - (G / 100) * I33
M = (G / 100) * H * (I33 / 3)
G = ZZZ1
C OUTPUT IS CARTESIAN (C31, O32, C33)

0
O31 = G * H
O32 = G * 2
O33 = 0.6 * H * 3.32
RETURN
END
<table>
<thead>
<tr>
<th>TIME</th>
<th>G</th>
<th>H</th>
<th>133</th>
<th>Q31</th>
<th>Q32</th>
<th>Q33</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td>7.100</td>
<td>36.200</td>
<td>12.000</td>
<td>43.300</td>
<td>14.200</td>
<td>278.4397</td>
</tr>
<tr>
<td>1.000</td>
<td>48.1290</td>
<td>1.4298</td>
<td>9.0000</td>
<td>49.5589</td>
<td>96.2560</td>
<td>14.1865</td>
</tr>
<tr>
<td>2.000</td>
<td>95.9485</td>
<td>2.3119</td>
<td>7.3000</td>
<td>12.2504</td>
<td>17.8970</td>
<td>20.9900</td>
</tr>
<tr>
<td>3.000</td>
<td>95.9124</td>
<td>2.2033</td>
<td>5.1000</td>
<td>11.7157</td>
<td>14.0247</td>
<td>20.0634</td>
</tr>
<tr>
<td>4.000</td>
<td>7.2062</td>
<td>1.4004</td>
<td>22.4000</td>
<td>6.6586</td>
<td>14.4164</td>
<td>14.6471</td>
</tr>
<tr>
<td>5.000</td>
<td>23.8183</td>
<td>7.3592</td>
<td>31.5000</td>
<td>31.1775</td>
<td>47.6365</td>
<td>59.2501</td>
</tr>
<tr>
<td>6.000</td>
<td>39.6210</td>
<td>8.7472</td>
<td>2.0000</td>
<td>47.3682</td>
<td>77.2421</td>
<td>69.7944</td>
</tr>
<tr>
<td>7.000</td>
<td>10.3609</td>
<td>-2.7116</td>
<td>16.1000</td>
<td>7.6444</td>
<td>20.7219</td>
<td>-17.2940</td>
</tr>
<tr>
<td>8.000</td>
<td>13.2849</td>
<td>5.6476</td>
<td>19.1200</td>
<td>18.9324</td>
<td>26.5656</td>
<td>46.2418</td>
</tr>
<tr>
<td>9.000</td>
<td>24.8347</td>
<td>5.6897</td>
<td>15.0000</td>
<td>30.5245</td>
<td>42.6695</td>
<td>46.5619</td>
</tr>
<tr>
<td>11.000</td>
<td>24.8276</td>
<td>6.3334</td>
<td>33.0200</td>
<td>30.9160</td>
<td>43.1651</td>
<td>51.4541</td>
</tr>
<tr>
<td>12.000</td>
<td>35.1176</td>
<td>9.4531</td>
<td><strong>------</strong></td>
<td>48.5707</td>
<td>75.2352</td>
<td>75.1634</td>
</tr>
</tbody>
</table>
CHAPTER 8

8.0 Notes On The Possible Implementation

First implementation of GEST provided the opportunity to collect ideas for a new GEST implementation. All points of this chapter have been chosen very carefully, to help to overcome difficulties recognized during the first language implementation, to include those new ideas discovered too late to be considered and to satisfy new requirements of the language.

The notes on the possible implementation will cover the process of the initial language description - the preparation of all information for a successful coding, testing and GEST processor debugging, so at the end there will be available a system - including all documentation and an installation manual and users guide.

It is assumed that during the implementation, at every level of the project enough documentation will be generated to help to go back if necessary and to be able to redefine a part of the system without being obliged to start from scratch.
The process of the implementation is divided into three phases A, B and C.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PLANNING</td>
<td>CODING</td>
<td>TESTING &amp; debugging</td>
</tr>
<tr>
<td></td>
<td>30%</td>
<td>20%-30%</td>
<td>50%-40%</td>
</tr>
</tbody>
</table>
8.1 The PHASE A, Planning And System Description

The phase A, called PLANNING And SYSTEM DESCRIPTION should be used to specify very clearly the main objectives and, generally speaking, to define all project requirements. To satisfy this goal at least ten steps can be identified:

8.1.1 System Description.

8.1.2 Specification Of The GEST Components.

8.1.3 System Syntax Description.

8.1.5 Interaction Of Algorithms Concerning The Functional Flowchart.

8.1.6 Detailed System Specification And Limitations, Based On The System Syntax Description.

8.1.7 Selection Of A Language To Suit The System Needs.

8.1.8 Specification Of Test Input Streams.

8.1.9 Documentation And Evaluation Of The System Description To Achieve The Goal Of The Defined System.

8.1.10 Personnel And Software - Hardware Requirements.
8.1.1 System Description. DEFINING the objectives of the system - GEST processor and drawing of a functional flowchart of the whole system.

The GEST processor will accept a description of a simulation system which is described in the GEST simulation language. The system can operate on discrete, continuous or combined (DC) time frame, so the GEST processor must be capable of handling discrete, continuous or combined simulations.

Input - source GEST program - as the description of a simulation can be placed on any valid input media - cards, tape, disk or drum file.

The next implementation is expected to handle not only BATCH processing, where the user has no control after the job is submitted to the system for execution, but to have in addition an on-line interactive capability. This would greatly help the user in developing a description of a simulation model. Perhaps, to follow the idea of Time Sharing Option a user could be allowed to call for GEST PROMPTER which could create a skeleton of a GEST source program, and on an interactive basis to provide information on the syntactical structure of the language.
LANGUAGE DESCRIPTION:

- module M1
  - discrete system

- module M2
  - continuous system

- module M3
  combined (DC)
  simulation

batch mode
GEST translator

RJE interactive
GEST translator
(GEST prompter)

printer

terminal

FIG. A 1)

General System Description
8.1.2 **Specification Of The GEST Components.**

The GEST translator should be composed of programs of two categories. **Control programs and Processing Programs.**

The Control Programs are called **Initial Task Handling Routine (ITHR)**, **Job Execution Routine (JER)** and **Input Output Routine (IOR).**

The Initial Task Handling Routine (ITHR) will perform the following functions:

1) **To analyse options** of the GEST source program and to produce codes corresponding to the options. Two possibilities are essential. The default options will apply, if there is no GEST option card or if the option card is present, the given parameters will be used.

The parameters of the GEST option card may specify requirements on the GEST processor or Fortran compiler and or both. The last case will have some mutually exclusive parameters which should be listed as a note on the parameters of the GEST option card of the language description.

2) **To verify a validity** of the given parameters of the GEST option card and if necessary to distinguish the mutually exclusive parameters which will cause an abnormal termination of the job and to produce error massages from a group of the fatal error messages.)
3) To produce a code for the valid options of the GEST processor and Fortran compiler. The code will be used by the Job Execution Routine (JER) to invoke the processor and compiler and to pass the selected options as correct keywords into the JER.

The user orientation of the GEST language should be accomplished by providing a way to allow a user to specify in an easy English-like form maximum time for execution of the job, maximum number of lines of the output to be generated and in the case of Remote Job Entry to specify where to direct the output. Most of these values and parameters are machine and installation dependent. The different approach will be in a case of a Service bureau and an in house computer.

To allow a user to direct the effectiveness of the program code he should be allowed to specify in a suitable manner execution of Fortran G or Fortran H compiler. The flexibility of a compiler version should be kept in mind even if another high level language will be used.

At least the following options should be available to GEST user:

On Generated Output:

1) Print option: (Direct output on printer and or create an output file on specified device)
   -list GEST source only
   -list generated Fortran program only
2) Create a Permanent Fortran program file on specified device

3) Punch generated Fortran program

On GEST Input (Source) Program:

1) Mode of the input
   - punched in EBCDIC
   - punched in BCD
   - mixed mode input (BCD and EBCDIC)
   - user supplied routines in BCD

2) GEST source program with external references

Specification Of Job Execution Conditions:
   - maximum time
   - maximum number of lines of the GEST output
   - selection of the compiler version

Generated Messages:

1) List all diagnostic messages
   - suppress all messages

2) Produce list of options in effect
   - suppress the list of options in effect
   - list all available options
   - print information on the current version of GEST processor
   - print a skeleton of GEST program
For an environment with Remote Job Entries -CRT's or hard copy terminals a user should have a chance to ask for a syntax description of a GEST statement as an additional feature (an extention of the skeleton of GEST program).

The **Job Execution Routine** (JER) is used to submit the generated FORTRAN program for execution using the information passed from the Initial Task Handling Routine (ITHR). This step includes the process of generating Job Card, EXEC card, DD cards with values of parameters and keywords corresponding to GEST option card. All parameters are being passed from the Initial Task Handling Routine (ITHR).

The independence of this routine to GEST language translator gives a possibility to make an easy adjustment and modification for any given hardware system through a change or rewriting this routine only and to suite the requirements of the specific installation.

The **INPUT / OUTPUT Routine** (IOE) creates files and/or references to them, used directly or indirectly by the GEST language processor. Those files may be GEST input program files, output files generated by the language processor (request for permanent output FORTRAN files), user program files referred to in the GEST source program and data file(s) to be used for the input to the simulation program.

This routine and its output is controlled by the Initial
Task Handling Routine.

The second category of the GEST translator are Processing Programs, having two groups of routines. The language translator and service programs and programs supplied by a user of GEST.

(I) Language Translator and Service Programs:

GEST language processor itself will analyse the source GEST program and produce a corresponding FORTRAN program file.

The processor should be capable of checking SYNTAX of the source program, to create the corresponding tables, generate FORTRAN subroutine for every component system of the GEST program make the required conversion from GEST identifiers to valid FORTRAN identifiers (optionally for Fortran II Extended), to invoke GEST algorithms and if required to insert CALL statements to get SERVICE PROGRAMS.

The service programs will perform a function of the GEST source to produce a documentation of the GEST source program, to generate PRINT - PLOT, to initialize debugging routine and if necessary to produce error diagnostic messages.

(II) Users Programs:

Under the users Programs are understood FORTRAN IV programs inserted into the GEST source programs or references
made to FORTRAN source programs stored as single files or members of partitioned data sets. In the case of the references to programs, they must consist of all necessary information in the correct syntax of the GEST language.
The following figure gives a clear structure of the GEST Translator.

FIG. A 2)

Specification Of The System - GEST TRANSLATOR
8.1.3 System Syntax Description, general overview.

The GRAMMAR and the SYNTAX of the GEST language will be given. An extension should be made concerning the additional features for GEST PROMPTER. This phase should specify all possible combination of the occurrence of GEST statements as acceptable for the GEST translator and restrictions causing error messages or termination of the job processing (fatal errors).

8.1.4 Development And Documentation Of Algorithms Used Within The Defined System.

Each algorithm will be clearly described and documented including a detailed flowchart. The documentation will state clearly input and output parameters, their modes (REAL, INTEGER, DOUBLE PRECISION and COMPLEX), length of every parameter in bytes and number of bytes used if less then the defined length.

8.1.5 Interaction Of Algorithms Concerning The Functional Flowchart.

The results of the previous step interfaced with the functional flowchart and the possible combination of the occurrence of GEST source statements (as step number 3) will give an interrelationship of all accepted algorithms of the GEST translator. Based on the detailed parameter description one
would specify common blocks of variables for modules of GEST translator.

8.1.6 Detailed System Specification And Limitations, Based On The System Syntax Description, which will be used as an input for the phase B - CODING.

8.1.7 Selection Of A Language To Suit The System Needs.

With the assumption the language translator will be used, then the high level language should be selected. The leading idea for the language selection would be not only the programming needs and convenience but also machine independence criteria.

8.1.8 Specification Of Test Input Streams. The test programs should exercise all configurations of GEST in order to establish its correct implementation. The interface with the operating system should also be tested. Finally, the various user options should be tested as well as the relevance of the various diagnostic messages. This means not only correct (syntactically and grammatically) programs should be used for the testing but also programs, producing error diagnostic messages will be a part of the test streams.

In general the following areas should be covered by the test streams:
1) Work capability of the GEST processor

2) Software interface with an operating system

3) The correct diagnostic messages

8.1.9 Documentation And Evaluation Of The System
Description To Achieve The Goal Of The Defined System.

8.1.10 Personnel And Software - Hardware Requirements.
8.2 The Process Of Coding - PHASE B

The phase B, generating all necessary coding as required using detailed specification from phase A, should not begin before the completion of the phase of planning and System Description.

The process of CODING - Phase B, may be approached at the following levels:

8.2.1 A Selection Of a Coding Technique And The Programming Strategy.

The primary requirement to be met in software development has always been to perform the function specified for the software. But, where at one time secondary emphasis was placed only on software efficiency, that is core and time required, today three other factors are recognized as requiring special emphasis. These factors are reliability, maintainability and extensibility.

To achieve the factors it is highly recommended to use structured programming. The essence of the Structured Programming is modular organization, with the enforcement of certain standards for the structure of modules and for creating the links between them, using a limited set of special structural and linking statements.
The structured programming is gaining acceptance as a means of:

(I) improving the quality of the code

(II) improving the project control

(III) reducing the debugging phase of the project

(IV) forcing good software documentation as an integral part of the system design

Hints of the Structured Programming:

- divide program into modules, where a MODULE is a set of one or more contiguous program statements having a name by which other parts of the system can invoke it and preferably having its own distinct set of variable names

- usage of labeled COMMON blocks rather than unlabeled ones

- minimize number of GO TO statements

- having ONE ENTRY and ONE EXIT per module

- readability and understandability - implies modules with 30-50 lines of program code

- top-down development - a methodology which structures the design processes of program development. The uniqueness of this structured approach is in the strict top to bottom implementation
of program modules (versus the generally used top-down design and bottom up implementation approach). The program is developed as levels of design in which modules are designed, tested and integrated before proceeding to the next design level.

8.2.2 Writing Of The Code Using The Selected Language And The Coding Technique.

The time dedicated for this level of the system coding should not exceed maximum 30% of the total time of the project.

8.2.3 Creating A Sufficient BACKUP Copy For Every Completed Part Of The Project.

At the end of every phase of the project a copy of all software programs should be obtained and stored with a sufficient documentation. When modifications to the finished part are supposed to be done a copy of the original version will be kept. All back up copies should have READ only status (ring out for tapes) to prevent an accidental destruction.

8.2.4 The System SETUP For Testing And Debugging.

This level includes setting up the system library, linkage of modules and an availability of the system through simple EXEC statement on IBM installation (establishing all necessary catalogued procedures), so the test streams can be executed.

8.2.5 Summary Of Specific Hardware - Software Dependent
Features. Invariably, the software system relies heavily on hardware features characteristic of the computing system on which it was developed. These should be identified.

8.2.6 Writing Of An Installation Manual, in which it is stated how install the system and how to run test programs. Complete set of JCL statements should be the most important part of the whole installation manual.
8.3 The PHASE C, Testing And Debugging

The final phase of the system implementation and development is the Phase C - TESTING and DEBUGGING.

Based on the successful completion of the previous phase (B coding), one will be able to begin the fine portion of the whole system:

8.3.1 Creating And Running Of The Test Streams, and to start debugging. According to paragraph 8.1.8 the test programs (on different input media, options etc.) will be created and executed.

8.3.2 Improvement Of The System Efficiency:

- optimizing logic of the system

- optimizing the program code

8.3.3 Creating a User Guide as a clear overview and the usage of the whole system. This should be accompanied by as many examples as possible to minimize the process of learning for new users.

8.3.4 Notes Toward a Future Implementation. To summarize the current implementation and to give ideas to improve the system for the simulation community.
8.4 Machine dependent features of the current implementation

The current implementation of the GEST processor was done on IBM/ System 360, model 65 (MVT) at Computing Centre University of Ottawa.

-(i) \texttt{REREAD} routine, Alias \texttt{SETB99, RESB99}. To allow to reread GEST source statements and to write and to reread records of any required length, the \texttt{SETB99} routine is used. The routine itself is written in IBM 360/370 assembler language and it is listed in Appendix B of the Thesis.

-(II) Generated \texttt{FORTRAN} program, corresponding to GEST source, is passed on \texttt{INTERNAL READER} and submitted for execution.

Any \texttt{FORTRAN} unit can be used for the creation of the internal reader file. Data definition (DD statement) of the internal reader unit will have specified in data control block macro (DCB) information:

\begin{verbatim}
UNIT=INTBDR, BLKSIZE=80, LRECL=80, RECFM=FB, BUFNO=1 .
\end{verbatim}

The feature of the internal reader unit is widely used on IBM 360/370 series computers, where a monitor program generates complete jobs as a function of an input data.
Appendix A  Syntactical Rules Of GEST

The Appendix A has two parts. First part introduces an extended version of the Backus-Naur Form, a metalanguage, which is used to describe GEST simulation programming language.

The second part describes syntax and grammar of GEST simulation language.

To describe SYNTAX and GRAMMAR of the GEST simulation programming language, the BACKUS - NAUR form is used.

In 1959, BACKUS proposed a formal notation for representing the syntax of programming languages which was simple, straightforward and relatively concise. His notation was expanded by NAUR in 1960, and was utilized for the formal description of the ALGOL 60 programming language.

The following are the basic rules used to describe GEST

1. The <non-terminal-name> bounded by the meta brackets < and >.

2. The terminal characters are printed in CAPITAL letters.
3. Looks like symbol is ':='.

Repetitor factor '6' in the statement

<IDENTIFIER>

::= <ALPHABETIC>6<ALPHANUMERIC>

Means: One alphabetic character immediately followed by from zero to six alphanumeric symbols.

5. The metasyntactic symbol '"<metaexpression>"' denotes repetition of the <metaexpression> within the curly brackets.
Definition Of GEST
(Partially Used In This Processor)

For an updated version of the language definition see Oren (1977).

Basic Elements

1. <basic element> ::=<letter> | <digit> | <blank>

2. <blank> ::= 

Symbol

3. <symbol> ::=<letter> | <digit> | <continuation symbol> | <delimiter>
   | <special symbol>

Letter


Digit

5. <digit> ::=0 1 2 3 4 5 6 7 8 9

Continuation Symbol

6. <continuation symbol> ::= &

Any character standing at the right of the continuation symbol on a given card is ignored. In IF statements which need
more than one card, one can omit the continuation symbol, since IF statements have semicolons as special delimiters. No symbol, identifier, or constant can be broken by continuation symbol.

**Special Symbol**

(7) \(<\text{special symbol}> ::= \cdot | + | - | * | / | = | \& | ( ) |</>\)

**Delimiter**

(8) \(<\text{delimiter}> ::= <\text{operator}> | <\text{bracket}> | <\text{separator}>\)

(9) \(<\text{operator}> ::= <\text{arithmetic operator}> | <\text{relational operator}> | <\text{declaration operator}> | <\text{logical operator}>\)

(10) \(<\text{arithmetic operator}> ::= + | - | * | / | **\)

If A and B are vectors of the same size, then A+B, A-B, and A*B denote vector addition, subtraction, and multiplication. If in addition, k is a scalar constant or variable, then k*A denotes multiplication of the elements of the vector A by the scalar k.

If A and B are matrices conformable for addition and multiplication, then A+B, A-B, and A*B denote matrix addition, subtraction, and multiplication, respectively. If in addition, k is a scalar constant or variable, then k*A denotes multiplication of a matrix by a scalar.
(11) \(\text{<relational operator> ::= \LT|\LE|\GT|\GE|\EQ|\NE|=|\}>|<}\)

(12) \(\text{<declaration operator> ::= <is>}\)

(13) \(\text{<is> ::= IS|ARE=}\)

The equality sign "=" is used as a declaration operator when it is used in program preamble or in system input, state, and output declaration.

(14) \(\text{<logical operator> ::= AND|NOT|OR|EOR}\)

(15) \(\text{<separator> ::= ,<blank>}\)

To increase the readability of the program, "WHERE" can be used freely.

(16) \(\text{<bracket> ::= (}|\IF|\THEN|\ELSE|);}\)

Comment

(17) \(\text{<comment> ::= ::\{<basic element>\}...}\)

A comment card has the symbol "::" as a first nonblank character. Comment cards are not continued. But one can have any number of consecutive comment cards.

Examples:

:: THIS IS A COMMENT CARD

A=B*C :: THE REST OF THIS CARD IS A COMMENT

Constant

(18) \(\text{<constant> ::= \)}
<integer> | <real>
<logical constant> | <literal constant>

(19) <integer> ::= [+-]<unsigned integer>

(20) <unsigned integer> ::= 
    <digit><unsigned integer><digit>

(21) <real> ::= [+-]([<real without exponent>] | 
    <real with exponent>)

(22) <real without exponent> ::= 
    <unsigned integer> | .<unsigned integer> | 
    <unsigned integer>.<unsigned integer>

(23) <real with exponent> ::= 
    {<unsigned integer> | <real without exponent>}E<integer>

(24) <logical constant> ::= TRUE | FALSE

TRUE is a constant that always has "true" value. FALSE is a constant that always has "false" value.

(25) <literal constant> ::= ' {<basic element>} ...'

Since single quotation marks are used as delimiters of literal constants, any single quotation mark in a literal constant is represented by two consecutive quotation marks.

Examples:
'THIS IS A LITERAL CONSTANT'
'IT'S A LITERAL CONSTANT'

Identifier
(26) \[ \texttt{<identifier> ::= \texttt{<letter>} | \texttt{<identifier> - } | \texttt{<identifier> <letter> } | \texttt{<identifier> <digit>} \]

Examples:

\texttt{INVENTORY\_LEVEL}

\texttt{A\_27}

\texttt{A27}

Identifiers serve to identify variables, arrays, sets, labels and systems. The underscore symbol is used for readability of long identifiers. Identifiers may be up to sixteen characters long. If an identifier has more than six characters and/or if it has underscore, then the identifier is translated into a FORTRAN acceptable unique name.

(27) \[ \texttt{<label> ::= \texttt{<label identifier> :} \]

(28) \[ \texttt{<label identifier> ::= \texttt{<identifier> | \texttt{<unsigned integer>}} \]

\textbf{Variable}

(29) \[ \texttt{<variable> ::= \texttt{<scalar variable> | <subscripted variable> | <variable of a component system>}} \]
<collected variable>
<variable of a simulation run>

(30) \( \langle \text{variable list} \rangle ::= \)
     \( \langle \text{variable} \rangle | \)
     \( \langle \text{variable list} \rangle , \langle \text{variable} \rangle | \)
     \( \langle \text{variable list} \rangle \)

(31) \( \langle \text{scalar variable} \rangle ::= \langle \text{identifier} \rangle \)
(32) \( \langle \text{subscripted variable} \rangle ::= \)
     \( \langle \text{array identifier} \rangle [ \{ \langle \text{subscript list} \rangle \} ] \)
(33) \( \langle \text{array identifier} \rangle ::= \langle \text{identifier} \rangle \)
(34) \( \langle \text{subscript list} \rangle ::= \)
     \( \langle \text{subscript} \rangle [ , \langle \text{subscript} \rangle ] ... \)
(35) \( \langle \text{subscript} \rangle ::= \langle \text{arithmetic expression} \rangle \)

Subscript usage in GEST conforms to the subscripts in
FORTRAN IV up to seven subscripts are allowed. A subscript has
always a positive value. A subscript may be an unsigned integer
or a variable.

Variable Of A Component System

(36) \( \langle \text{variable of a component system} \rangle ::= \)
     \( \langle \text{identifier} \rangle \text{ OF } \langle \text{identifier} \rangle \)

First identifier is the name of a variable, the second is
the name of the component system.

Example:

\( A \text{ OF } Z1 \)
The same name may be used in different component systems to name different entities. Variable of a component system can only be used in simulation monitoring section of GEST programs and has always the same mode. There are two possible ways to refer to a variable of a component system in the simulation monitoring section. In the long form, one can say C OF Z1, for example. To use a shorter form, say t instead of C OF Z1, an equivalence declaration has to be made in the preamble of the program of the form:

EQUIVALENTS ARE (T, C OF Z1)

In this case, T is taken as a synonym of C OF Z1 in every simulation run.

**Collected Variable**

(37) \( <\text{collected variable}> ::= <\text{identifier}> \)

collected variables are used with get operators to collect statistics. Basically, state, output, and input variables are collected. Get statements are declared in run time activities portion of GEST programs. In the following example, A, B, and C are collected variables:

GET FOR SYSTEM Z1 MAX(M), MIN(M), RANGE(M) AS A, B, C

The declared get statement generates appropriate statements to calculate maximum, minimum, and the range of the variable M and to store them in A, B, and C respectively. One can refer to a collected variable in the post run and post study portion of a simulation experiment.
Variable Of A Simulation Run

(38) \( \langle \text{variable of a simulation run} \rangle ::= \)

\( [\langle \text{scalar variable} \rangle | \langle \text{subscripted variable} \rangle | \langle \text{collected variable} \rangle | \langle \text{run identifier} \rangle] \)

(39) \( \langle \text{run identifier} \rangle ::= \text{RUN} = [\langle \text{unsigned integer} \rangle | \langle \text{variable} \rangle] \)

The use of run identifier is very helpful in referring to the results of several simulation runs.

Examples:

A{RUN=I}

A(J) {RUN=3}

A(J) {RUN=I}

Variable Of A Simulation Run

Declarations

(40) \( \langle \text{declaration} \rangle ::= \)

\( [\langle \text{input size declaration} \rangle | \langle \text{time unit declaration} \rangle | \langle \text{background type declaration} \rangle | \langle \text{type declaration} \rangle | \langle \text{equivalence declaration} \rangle | \langle \text{array declaration} \rangle] \)
Input Size Declaration

(41) \[<\text{input size declaration}>::=\]

\[\text{CARD IS } <\text{unsigned integer}>[\text{COLUMNS}]\]

If the input size is not declared, it is assumed to be 72. If the specified number is less than 1 or greater than 80, 72 is assumed and a comment is printed. The GEST statements can be written starting any column of the input card.

Any card used to describe the system and/or to specify the simulation (i.e., cards other than the control cards for specific implementations, and data cards) can be continued by using the symbol "&". The symbol "&" need not be put at the last available position. The columns left after & are ignored.

Time Unit Declaration

(42) \[<\text{time unit declaration}>::=\]

\[\text{TIME UNIT}<\text{is}> <\text{time unit}>[, <\text{time unit}>]...\]

[WHERE<time unit relationship>
[<time unit relationship>]...]

(43) \[<\text{time unit}>::=\]

\[\text{YEAR|MONTH|DAY|SHIFT|MINUTE|SECOND|MSECOND|USECOND|}}\]

\[<\text{time unit}>S\text{TIME UNIT}\]

MSECOND and USECOND stand for millisecond and microsecond respectively.

Default value of time unit declaration is hour.
(44) \(<\text{time unit relationship}>::=\)
    \(<\text{time unit}>\langle\text{is}\rangle\)
    \(<\text{unsigned integer}>\langle\text{real without exponent}>\rangle\ast\langle\text{time unit}\rangle\)

Example:

\(\text{DAY} = 8\ast\text{HOURS}\)

If time unit relationships are not declared the following assumptions are made:

\begin{align*}
1 \text{ YEAR} & = 12 \text{ MONTHS} \\
1 \text{ MONTH} & = 30 \text{ DAYS} \\
1 \text{ DAY} & = 24 \text{ HOURS} \\
1 \text{ DAY} & = 3 \text{ SHIFTS} \\
1 \text{ SHIFT} & = 8 \text{ HOURS} \\
1 \text{ HOUR} & = 60 \text{ MINUTES} \\
1 \text{ MINUTE} & = 60 \text{ SECONDS} \\
1 \text{ SECOND} & = 1000 \text{ MILLISECONDS} \\
1 \text{ SECOND} & = 1000000 \text{ USECONDS}
\end{align*}

Examples:

\begin{align*}
\text{TIME UNIT IS DAY} \\
\text{TIME UNIT IS SECOND} \\
\text{TIME UNITS ARE DAY, HOUR WHERE DAY}=24\ast\text{HOURS}
\end{align*}

\textbf{Background Type Declaration}

(45) \(<\text{background type declaration}>::=\)
    \(<\text{overall background type declaration}>\)\ | 
    \(<\text{local background type declaration}>\)

(46) \(<\text{overall background type declaration}>::=\)
BACKGROUND [〈is〉]〈type〉

(47) 〈type〉::=  
       INTEGER|REAL

(48) 〈local background type declaration〉::=  
       BACKGROUND (OF SYSTEM〈system name〉)[〈is〉]〈type〉

If there is no explicit background type declaration, then  
the background mode is assumed to be real.

Logical variable used as a real variable has the value 1.,  
if it is TRUE, and the value 0., if it FALSE.

Type Declaration

(49) 〈type declaration〉::=  
       〈type〉[〈is〉]〈scalar variable list〉|  
       〈type〉OF SYSTEM〈system name〉[〈is〉]〈scalar variable list〉

(50) 〈scalar variable list〉::=  
       〈scalar variable〉|  
       〈scalar variable list〉,〈scalar variable〉

Examples:

INTEGERS ARE A,B,C
INTEGERS OF SYSTEM Z1 ARE S,T,U
REALS ARE D,K

Type declaration can be done for each component system  
separately.
**Equivalence Declaration**

The synonyms to designate a given variable are declared in equivalence declarations. The equivalence declaration may be in the preamble of a GEST program or at the beginning of a system declaration. All variables in the same equivalence group are of the same type. Namely, they have the background mode, or they are declared to have the same mode.

(51) \[ \text{<equivalence declaration>::=} \]
\[ \text{<equivalence declaration>} \]
\[ \text{EQUIVALENTS\{\text{ARE}\}<equivalence groups>} \]

(52) \[ \text{<equivalence group>::=} \]
\[ \text{<variable>,<variable>} ]\]
\[ \text{<equivalence group>,<variable>} \]

(53) \[ \text{<equivalence groups>::=} \]
\[ \text{(<equivalence group>)} ]\]
\[ \text{(<equivalence groups>,(<equivalence group>))} \]

**Array Declaration**

(54) \[ \text{<array declaration>::=} \]
\[ \text{<fixed size array declaration>} \]

**Fixed Size Array Declaration**

(55) \[ \text{<fixed size array declaration>::=} \]
\[ \text{[<type>]<array><is><dimensioned variable list>} \]

(56) \[ \text{<array>::=: ARRAY|VECTOR|<array>}S \]

(57) \[ \text{<dimensioned variable>::=} \]
<array identifier> (<size declarator list>)

(58) <size declarator list> ::= 
    <unsigned integer>| 
    <size declarator list>, <unsigned integer>

(59) <dimensioned variable list> ::= 
    <dimensioned variable>| 
    <dimensioned variable list>, <dimensioned variable>

VECTOR can be used for a one dimensional array. The number of elements in the size declarator list of an array gives the dimension of an array. The unsigned integers declare the size of corresponding dimension(s).

Examples:

INTEGER VECTORS ARE A(10), B(12)
ARRAYS ARE 2(12,7), F(2,3,6)
REAL VECTOR VELOCITY(23)

Expressions

(60) <expression> ::= 
    <arithmetic expression>| 
    <logical expression>| 
    <relational expression>

Statements

(61) <statement> ::= 
    <control statement>| 
    <assignment statement>
<data collection statement>
<input statement>
<output statement>
<format statement>
<initialization statement>
<input scheduling statement>

Control Statement

(62)  <control statement>::=

      <if statement>

      <for statement>

      <call statement>

      <end statement>

If Statement

(63)  <if statement>::=

      <if clause>, THEN<assignment statement list>

      [, ELSE<assignment statement list>],

      <if clause>, THEN<if statement>

      [, ELSE<if statement>];

(64)  <if clause>::= [EXCEPT] IF(<relational expression>)

An IF statement always terminates by a semi-column. More than one card can be used to punch an IF statement, without the continuation symbol. Instead of "EXCEPT IF", "UNLESS" can be used.

Examples:

    IF ---, THEN ---;

    IF(A > 0), THEN ---, ELSE ---;
For Statement

(65)  <for statement>::=

    [ <if clause> ] <for clause> <assignment statement list> ; |
    [ <if clause> ] <for clause> <if statement>

Examples:

    IF (A > 0, AND B = TRUE) FOR I = 1 TO 17
    K(I) = 3 * I + SQRT (B(I));
    FOR I = 1 TO N BY -.25 UNTIL ABC
    ...
    ABC:  ...

(66)  <for clause>::=

    FOR <identifier> = <arithmetic expression>
    [ TO <arithmetic expression> ] [ BACKWARDS ]
    [ BY <arithmetic expression> ] [ UNTIL <label> ]

    If the optional BY <arithmetic expression> is not given, then it is assumed to be 1.

Examples:

    FOR I = 1 TO N BY -.25
    FOR I = 1 TO N

Call Statements

(67)  <call statement>::=

    CALL <subroutine name> [ ( <dummy argument list> ) ]

End Statement

(68)  <end statement>::= END
Assignment Statement

(69) \( <\text{assignment statement}>::= \)
    \( <\text{arithmetic assignment statement}> | \)
    \( <\text{logical assignment statement}> | \)
    \( <\text{multiple assignment statement}> \)

(70) \( <\text{arithmetic assignment statement}>::= \)
    \[ <\text{label}> ]<\text{variable}>=<\text{arithmetic expression}> | \)
    \[ <\text{label}> ]<\text{variable}>=<\text{matrix expression}> \)

(71) \( <\text{logical assignment statement}>::= \)
    \[ <\text{label}> ]<\text{logical variable}>=<\text{logical expression}> \)

(72) \( <\text{multiple assignment statement}>::= \)
    \[ <\text{label}> ]<\text{variable}>=<\text{expression}>

(73) \( <\text{assignment statement list}>::= \)
    \( <\text{assignment statement}> | \)
    \( <\text{assignment statement list}>,<\text{assignment statement}> \)

Data Collection Statements

(74) \( <\text{data collection statement}>::= \)
    \( <\text{get statement}> | \)
    \( <\text{save statement}> \)
Get Statement

Get statement is specified in run time activities section of a program. See explanation given for collected variables.

(75) \[
\text{<get statement> ::= GET<system identification> }
\]

\[
\{<get operator>\{<identifier list>\}\}...
\]

\[
\text{AS<identifier list>}
\]

\[
\text{[FROM<lower time limit>[<time unit>]]}
\]

\[
\text{[UNTIL<upper time limit>[<time unit>]]<if clause>}
\]

(76) \[
\text{<system identification> ::= (}<system name>\text{)}\text{ | FOR SYSTEM}<system name>\]

(77) \[
\text{<identifier list> ::= <identifier>\{<identifier list>,<identifier>\}
\]

(78) \[
\text{<get operator> ::= COUNT|MIN|MAX|RANGE|SUM|MEAN|STDEV|VARIANCE|SUMSQ|}
\]

\[
\text{HISTO(<lower limit>,<interval size>,<number of interval>)}
\]

(79) \[
\text{<lower limit> ::= <integer>|<real>}
\]

(80) \[
\text{<number of interval> ::= <integer>}
\]

(81) \[
\text{<lower time limit> ::= <integer>|<real>}
\]

(82) \[
\text{<upper time limit> ::= <integer>|<real>}
\]

Examples:

\[
\text{GET FOR SYSTEM Z1 MEAN(M) AS A}
\]

\[
\text{GET(Z1) MEAN(X,Y,Z) STDEV(X) AS A, B, C, D}
\]

\[
\text{GET(Z1) MEAN(M) AS A IF TIME > 25}
\]

\[
\text{GET(Z1) MEAN(M) AS A FROM 25 HOURS}
\]
Save Statements

Save statement is specified in the run time activities of a simulation run. It causes the collection of input, state, and output trajectories of component systems. It may be used to collect the trajectories of some specified variables of a given component system. Data collected by save statement can be printed or print-plotted.

(83)  
<save statement>::=
   SAVE<system identification list>
   [<trajectory>]<iso variable list>]
   AS<identifier list>...
   [<save specification>]

(84)  
<system identification list>::=
   [<system name>[,<system name>...]>
   FOR SYSTEM<system name>[,<system name>...]...

(85)  
<trajectory>::= TTRAJ|OTRAJ|ITRAJ|TRAJ

TTRAJ, OTRAJ, ITRAJ stand for time trajectory, output trajectory, and input trajectory, respectively. Time trajectory is the trajectory of the state variable. TRAJ which represents all three trajectories of a system and stands therefor for TTRAJ, OTRAJ, and ITRAJ.

(86)  
<iso variable list>::=
   <iso variable>[<iso variable list>,<iso variable>]

(87)  
<iso variable>::=
   <input variable>
   <state variable>
<output variable>

(88)  <save specification>::=

  [FROM<lower time limit>[<time unit>]]
  [UNTIL<upper time limit>[<time unit>]]
  (AT EVERY<sampling time specification><time unit>N
  [<if clause>])

(89)  <sampling time specification>::=

  <unsigned integer>|<unsigned real>|<scalar variable>

Examples:

SAVE FOR SYSTEM Z1 TTRAJ AS A
SAVE(Z1) TTRAJ AS A
SAVE(Z1, Z2) TTRAJ AS A, B
SAVE FOR SYSTEM Z1 X, Y, Z AS A, B, C
SAVE(Z1) X, Y, Z AS A, B, C
SAVE FOR SYSTEM Z1 TTRAJ AS A EXCEPT IF C OF Z1 < 0
SAVE FOR SYSTEM Z1 TTRAJ AS A UNTIL 25
Initialization Statement

Only external input and state variables of a system need to be initialized by the user. The initial values of the output variables are calculated by the GEST object program by referring to the system output functions.

(90) <initialization statement>::=
    INITIALIZE SYSTEMS TO ZERO;
    INITIALIZE [<iso>](<system name list>) TO ZERO;
    INITIALIZE (<system name>)<initialization list>;
    TO INITIALIZE [<iso>](<system name list>)<input statement>
    SAVE LAST [<iso>][VALUES OF](<system name list>)

(91) <iso>::= [INPUT[S]|STATE[S]|OF]

(92) <system name list>::=
    <system name>|
    <system name list>,<system name>|
    <system name><identifier>
    FOR<identifier>=><unsigned integer>
    TO<unsigned integer>)

(93) <initialization list>::=
    <variable>=<variable>...=<constant>
    <initialization list>,<initialization list>

Statements starting with SAVE LAST cannot be used to initialize the systems for the first run. "FOR NEXT RUN" is specified for readability. Its declaration can be omitted. The first example is to initialize all external inputs and state variables of all the systems.
Examples:

INITIALIZE SYSTEMS TO ZERO
INITIALIZE INPUT (Z1) TO ZERO
INITIALIZE INPUT OF (Z1) TO ZERO
INITIALIZE INPUT OF (Z(I) FOR I = 1 TO 5) TO ZERO
INITIALIZE STATE (Z1, Z2, Z4) TO ZERO
INITIALIZE (Z1)
A=5.  B=3.:
TO INITIALIZE STATE(Z5) READ
SAVE LAST STATE VALUES FOR NEXT RUN
SAVE LAST (Z1)
SAVE LAST (Z(I) FOR I = 1 TO 5)
SAVE LAST (Z1, Z3, Z7) FOR NEXT RUN
Input Statement

(94) \( <\text{input statement}>::=\)

\( <\text{input with format}>\)
\( <\text{input without format}>\)
\( <\text{free format input}>\)

Input With Format

(95) \( <\text{input with format}>::=\)

\( \text{READ}\ <\text{device number},<\text{format identifier}>\)
\( <\text{variable list}>\)

(96) \( <\text{device number}>::=\)

\( <\text{unsigned integer}>\)
\( <\text{scalar variable}>\)

An input with format statement has a corresponding format statement.

Input Without Format

(97) \( <\text{input without format}>::=\)

\( \text{READ}\ <\text{device number}>\)<variable list>

The variable list may have up to ten numeric variables, eight columns are spared for each variable. The assumed formats are e8 and i8.

Free Format Input

(98) \( <\text{free format input}>::=\)

\( \text{READ}\ \text{DATA}\)

Input Scheduling Statement

(99) \( <\text{input scheduling statement}>::=\)
<input schedule read statement> |
<input schedule generate statement> |
<input schedule data statement>

(100) <schedule clause>::=
    [AT] EVERY <time list>
    [START AT TIME = <time list>]
    [UNTIL TIME = <time list>]
    [TERMINATE <if clause>]

(101) <time list>::=
    <integer>|<real>|
    <time list>[<time unit>]
    <time list>,<time list>

Input Schedule Read Statement

(102) <input schedule read statement>::= 
    <input statement><schedule clause>;

Input Schedule Generate Statement

(103) <input schedule generate statement>::= 
    GENERATE INPUT(<system name>)[schedule clause]

In this case input function(s) have to be specified as part of the mathematical model of the appropriate component system.

Input Schedule Data Statement

(104) <input schedule data statement>::= 
    DATA INPUT(<system name>)[schedule clause]
    [,<identifier> [,<constant>],...;],...ENDATA
Example:

DATA INPUT(Z1) EVERY HOUR START AT TIME=1 UNTIL TIME=5,

ORDER.3,2,2.25,1; BACKLG..0,3,8,7,2; ENDATA
GEST Programs

(105)  \[<\text{gest program}>::=\]

\[<\text{preamble}>\]
\[<\text{mathematical model of the system}>\]
\[<\text{simulation study monitoring}>\]

Preamble

(106)  \[<\text{preamble}>::=\]

\[\text{PREAMBLE}\]
\[<\text{input size declaration}>\]
\[<\text{time unit declaration}>\]
\[<\text{background type declaration}>\]
\[<\text{type declaration}>\]
\[<\text{equivalence declaration}>\]
\[<\text{integration monitoring}>\]

The keywords COUPLING or SYSTEM used in a mathematical model of the system terminate the preamble. Integration monitoring is for the continuous component systems.

(107)  \[<\text{mathematical model of the system}>::=\]

\[<\text{mathematical model of the coupling}>\]
\[<\text{mathematical model of a component system}>]\ldots

(108)  \[<\text{simulation study monitoring}>::=\]

\[<\text{simulation run monitoring}>]\ldots
\[<\text{post study statements}>\]
(109)  \texttt{<simple system declaration>::=}
\begin{verbatim}
SYSTEM<system name>[ VERSION<version identifier>][<is>]
DISCRETE
 [<background type declaration>] 
 [<type declaration>] 
 [<equivalence declaration>] 
 [<random variable declaration>] 
 [<array declaration>] 
 [<function declaration>] 
 [<data collection statement>] 
 <system input declaration> 
 <system state declaration> 
 <system state transition function declaration> 
 [<system output declaration> 
 <system output function declaration>] 
\end{verbatim}

(110)  \texttt{<system input declaration>::=}
\begin{verbatim}
INPUT[S][<is>][CARTE\textsc{esian}](<system input port list>) 
\end{verbatim}

(111)  \texttt{<system state declaration>::=}
\begin{verbatim}
STATE[<is>][CARTE\textsc{esian}](<system state list>) 
\end{verbatim}

(112)  \texttt{<system state transition function declaration>::=}
\begin{verbatim}
STF{<system state transition function>}
\end{verbatim}

(113)  \texttt{<system state transition function>::=}
\begin{verbatim}
<assignment statement>
<if statement>
\end{verbatim}
<for statement>

(114)  <system output declaration>::=
        OUTPUT[S][<is>][CARTESIAN](<system output port list>)

(115)  <system output function declaration>::=
        OF[<system output function>]...

(116)  <system output function>::=
        <assignment statement>|
        <if statement>|
        <for statement>|
        <system output function><sampling specification>

(117)  <sampling specification>::=
        AT EVERY<sampling time specification><time unit>

State variables can be subscripted variables. They can be referred to in state transition and output functions which may or not contain if or for clauses.

Output variables can be subscripted variables.
Appendix B  Main Processor's Subroutines

The main purpose of the Appendix A is to document all subroutines and then give the basical material for the later implementation.

The subroutines are listed twice. The first list is a brief subroutines description in alphabetical order.

The second time the GEST subroutines are grouped into several categories by problem areas.

The detailed description of all subroutines is given by using a skeleton so the information on every subroutine is placed in the identical order.
B.1 LIST OF SUBROUTINES:

Subroutine ATRA :- Conversion And Storage Routine
Subroutine CHECK :- Initiator Of The Main Program Segments
Subroutine COPY :- Copying Routine
Subroutine DALIST :- Arithmetic Assignment Statements Generator
Subroutine ENDRUN :- FORTRAN Statements Generator
Subroutine GETFSC :- FORTRAN Subroutines Generator
Subroutine IEXECN :- Program Execution Initiator
Subroutine INPUT :- Syntax Analyzer For GEST Input Statement
Subroutine NMNR :- Numbers Analyzer
Subroutine PRINT :- FORTRAN Output Generator
Subroutine PUNCH :- Punched Output Generator
Subroutine READ :- Re-read And Re-write Subroutine
Subroutine RUN :- Syntax Checker For Run Until Statement
Subroutine SINITL :- Syntax Checker For System Initialization Stmt.
Subroutine START :- Initiator Of Arrays
Subroutine STATE :- Syntax Analyzer For System State Declaration
Subroutine SYSTEM :- Syntax Analyzer For System Declaration
Subroutine TRANS :- Conversion Routine
Subroutine TS725 :- Randomizer
Subroutine TS726 :- Number Convertor
Subroutine TS729 :- Comment Analyzer
Subroutine TS7210 :- Algorithm F72.8
Subroutine TS7311 :- Data Input Sequencer
Subroutine TS7313 :- GEST Print Statement Analyzer
B.2 LIST OF SUBROUTINES BY PROBLEM AREAS:

Analysing Routines:
Subroutine INPUT :- Syntax Analyser For GEST Input Statement
Subroutine NMBR :- Numbers Analyser
Subroutine RUN :- Syntax Checker For Run Until Statement
Subroutine SINITL :- Syntax Checker For System Initialization Stmt.
Subroutine STATE :- Syntax Analyser For System State Declaration
Subroutine SYSTEM :- Syntax Analyser For System Declaration
Subroutine TS729 :- Comment Analyser
Subroutine TS7311 :- Data Input Sequencer
Subroutine TS7313 :- GEST Print Statement Analyser

Array Initialisation Routines :
Subroutine START :- Initiator Of Arrays

Conversion Routines :
Subroutine ATRA :- Conversion And Storage Routine
Subroutine TRANS :- Conversion Routine
Subroutine TS728 :- Number Convertor

Copying Routines :
Subroutine COPY :- Copying Routine

FORTRAN Statement Generators :
Subroutine **DALIST** :- Arithmetic Assignment Statements Generator
Subroutine **ENDRUN** :- FORTRAN Statements Generator
Subroutine **GETESC** :- FORTRAN Subroutines Generator
Subroutine **PRINT** :- FORTRAN Output Generator

**Program Initialisation Routines** :
Subroutine **CHECK** :- Initiator Of The Main Program Segments
Subroutine **LEXCTN** :- Program Execution Initiator

**Punched Output Generators** :
Subroutine **PUNCH** :- Punched Output Generator

**Randomizers** :
Subroutine **TS725** :- Randomizer

**Re - Read And Re - Write Routines** :
Subroutine **REREAD** :- Re-read And Re-write Routine
Entry **RESB99** :- Restore The Internal Buffer
Entry **SETB99** :- Set The Internal Buffer For Re-read/Rewrite
B.3 DETAILED SUBROUTINES DESCRIPTION:

Subroutine ATRA — Conversion And Storage Routine

Calling Sequence: CALL ATRA (ITAB, AB, LIA, ITA)

ITAB — counter of new names
LIA — pointer in the output array AB
ITA — number of significant digits to be stored
AB — output array of 80 words

Common Statement:
COMMON IDMI(80), IMDI(50, 80)
IMDI — dummy array for this subroutine

Inputs: ITAB, LIA
Outputs: AB, ITA

Abstract:

The subroutine ATRA is used for storing of remembered values counter in the left hand side of a corresponding state transition function.

Restrictions:
- maximum number of generated remembered names is 9999

Error/Warning Messages:
None

Calling Programs: Main Program
Subroutine CHECK - Initiator Of The Main Program Segments

Calling Sequence: CALL CHECK(HASH, &147, &140, &148, &49, &52, &118, &132, &273, &393, &93, &164)

Common Statement:
COMMON IDM(80), IDUM(50,80)

IDM - a dummy variable for this subroutine
IDUM - a dummy variable for this subroutine

Inputs: I HASH
Outputs: RETURN

Abstract:

The subroutine calls for execution the part of main program consisting the action corresponding to the GEST keyword. The decision is based on values of generated hash codes of the GEST keywords. If not match is found, an unlabeled RETURN statement is executed.

Restrictions:
- The number of GEST keywords included in the subroutine and their hash codes give a limited number of generated return codes

Error/Warning Messages:

None

Subroutines Called:

None

Calling Programs:
Main Program
Subroutine **COPY** - Copying Routine

**Calling Sequence** : CALL COPY

**Common Statement** :

COMMON A, IDUMMY(50, 80)
COMMON /BLOCK1/N1, MSO, SOURCE

A - vector of the source statement
N - pointer to the first nonblank column of the source statement
MSO - pointer to the GEST source statement being analysed
SOURCE - output array

**Inputs** : A, N, MSO

**Outputs** : SOURCE

**Abstract** :

The subroutine COPY is used to copy GEST source into the array SOURCE.

**Restrictions** :

- Logical length of 80 bytes per record

**Error/Warning Messages** :

None

**Subroutines Called** :

None

**Calling Programs** :

Main Program
Subroutine DALIST - Arithmetic Assignment Statements Generator

Calling Sequence: CALL DALIST(6100)

Common Statement:

COMMON A, IOB(50, 80)
COMMON /BLOCK0/LETTER, DIGIT, OPER, RELOP, BRACKT, DPOINT, COLON, COMMA, EQSIGN,
     UNDSC
COMMON /BLOCK5/MMSO, INSRCE(20, 40)

A    - vector of the source statement
IOB  - a dummy variable for this subroutine
LETTER  - letters A-Z,$
DIGIT  - digits 1-0
OPER  - arithmetic operators: +, -, *, /, **
RELOP  - relationship operator >, <
BRACKT  - left and right hand parenthesis (, )
DPOINT  - period .
COMMA  - comma ,
EQSIGN  - equal sign =
UNDSC  - underscore punch card code 0-5-8
MMSO  - pointer of a current line within INSRCE
INSRCE  - array of a generated output (Subroutine DALIST)

Inputs : A
Outputs : MMSO , INSRCE

Abstract:

The subroutine will generate FORTRAN format arithmetic
assignment statements to initialize variables and constants of the component system.

Restrictions:

None

Error/Warning Messages:

None

Subroutines Called:

None

Calling Programs:

Main Program
Subroutine **ENDRUN** - FORTRAN Statements Generator

**Calling Sequence**: CALL ENDRUN(IF, &147, &100, &501)

**Common Statement**: COMMON A, OBJECT

COMMON /BLOCK0/LETTER,DIGIT,OPER,RELOP,BRACKT,DPOINT,COLON,COMMA,EQSIGN, UNDSC

COMMON /BLOCK9/IPOSTP,IPOSTR, JPOSTP, JPOSTR, IENDRN

A - vector of the source statement

LETTER - letters A-Z,$

DIGIT - digits 1-0

OPER - arithmetic operators: +, -, *, /, **

RELOP - relationship operator >, <

BRACKT left and right hand parenthesis (, )

DPOINT - period .

COLON - colon :

COMMA - comma ,

EOSIGN - equal sign =

UNDSC - underscore punch card code 0-5-8

IPOSTP - array of generated FORTRAN statements

JPOSTP - array of generated FORTRAN statements

IENDRN - a flag to indicate END of the RUN

**Inputs**: A

**Outputs**: IPOSTP, IENDRN

**Abstract**: 
The program generates FORTRAN statements corresponding to the GEST POST RUN ACTIVITIES. Under the Post Run Activities are understood arithmetic assignment statements and/or GEST PRINT statements.

Restrictions:
- Postrun Activities are:
  - arithmetic assignment statements
  - and/or
  - GEST PRINT statements

Error/Warning Messages:
None

Subroutines Called:
Subroutine TS725: - Randomizer
Subroutine TS7311: - Data Input Sequencer

Calling Programs:
Main Program
Subroutine GETFSC - FORTRAN Subroutines Generator

Calling Sequence: CALL GETFSC(SWITCH)

Common Statement:
COMM A, IOBJ(50, 80)
COMMON /BLOCK0/LETTER, DIGIT, OPER, RELOP, BRACKT, DPOINT, COLON, COMMA, EQSIGN, UNDSC
COMMON /BLOCK3/VSN, IVSN/BLOCK4/TTABLE, TSTOCK
COMMON /BLOCK6/IDIMAR(66), INSQST(50, 72)
COMMON /BLOCK7/IPRNFG, IPRNT(20, 72), JPRINT, LSTDL
COMMON /BLOCK8/PHDING, I2B
COMMON /BLOCK9/IPOSTP, JPOSTP, IPOSTR, IENDRN
COMMON /BLCK10/IPUNCH, IEXECUT, ITHIS, IJOB
A - vector of the source statement
LETTER - letters A-Z, $
DIGIT - digits 1-0
OPER - arithmetic operators: +, -, *, /, **
RELOP - relationship operator >, <
BRACKT - left and right hand parenthesis (, )
DPOINT - period .
COLON - colon :
COMMA - comma ,
EQSIGN - equal sign =
UNDSC - underscore punch card code 0-5-8
VSN - vector of the system names
IVSN - pointer to the last character inserted into the vector VSN
TTABLE - table of identifiers
TSTOCK - vector to store the original identifiers
IDIMAR - vector of the generated output - DIMENSION statement
INSOST - array to store INPUT SEQUENCING Statement
IPRNFG - a flag to distinguish different PRINT statements of GEST
IPRINT - array of output to be printed
JPRINT - pointer of the heading lines
LSTDL - pointer to the current line
PHDING - array of the heading lines
IPOSTP - array of generated FORTRAN statements
JPOSTP - array of generated FORTRAN statements
IENDRN - a flag to indicate END of the RUN
IPUNCH - a flag for a request of the punched generated object deck
IEXECUT - a flag to indicate the request to execute the generated program
ITHIS - a number specifying a job to be executed
IJOB - initialization of the JOB CARD (University of Ottawa)

Inputs : SWITCH, A, PHDING, IJOBS, IPUNCH
Outputs : IPOSTP, IPOSTR, IPRNFG
Abstract :

The subroutine generates for each component system, just being processed, FORTRAN type subroutine. The subroutine's name is the GEST component system name with input variables, state variables and constants as the subroutine parameters.

Restrictions :

-A component system name does not exceed 6 characters
Error/warning Messages:

None

Subroutines Called:

Subroutine LEXCTN :- Program Execution Initiator
Subroutine PUNCH :- Punched Output Generator
Entry SETB99 :- Set The Internal Buffer For Re-read/Rewrite

Calling Programs:

Main Program
Subroutine IEXCTN - Program Execution Initiator.

Calling Sequence: CALL IEXCTN(SWITCH, AB)

Common Statement:
COMMON A, IOBJ (50, 80)
COMMON /BLOCK3/ VSN, IVSN /BLOCK4/ TTABLE, TSTOCK
COMMON /BLOCK6/ IDIMAR (66), INSQST (50, 72)
COMMON /BLOCK7/ IPRNFG, IPRNT (20, 72), JPRINT, LSTDL
COMMON /BLOCK8/ PHDING, I2B
COMMON /BLOCK9/ IPOSTP, JPOSTP, IPOSTR, IENDRN

IOBJ - a dummy variable for this program
IDIMAR - vector of the generated output - DIMENSION statement
INSQST - array to store INPUT SEQUENCING Statement
IPRINT - array of output to be printed
JPRINT - pointer of the heading lines
LSTDL - pointer to the current line
PHDING - array of the heading lines
IPOSTP - array of generated FORTRAN statements
JPOSTP - array of generated FORTRAN statements
IENDRN - a flag to indicate END of the RUN
IPUNCH - a flag for a request of the punched generated object deck

Inputs: A, SWITCH, AB

Outputs: IPOSTP, IPOSTR

Abstract:

The subroutine is used to compile and execute the
generated object program. According to the option specification all jobs of the output or only one with a given sequence number is (are) executed.

**Restrictions:**
None

**Error/warning Messages:**
None

**Subroutines Called:**
Entry **SET899** :- Set The Internal Buffer For Re-read/Rewrite

**Calling Programs:**
Main Program
Subroutine INPUT :- Syntax Analyser For GEST Input Statement

Calling Sequence : CALL INPUT (6100)

Common Statement :
COMMON A, IDUM (50,80),/BLOCK1/N, MSO, SOURCE

A - vector of the source statement
SOURCE - array of GEST input statements
MSO - pointer to the GEST source statement which is being analyze
N - pointer to the first nonblank column of the source statement

Inputs : A, SOURCE, N
Outputs : SOURCE

Abstract :

The subroutine checks the GEST input declaration for
keyword INPUT. When the INPUT statement is recognized, letter C
is inserted in column one in the GEST source program.

Restrictions :
None

Error/Warning Messages :
None

Subroutines Called :
None

Calling Programs :
Main Program
Subroutine NMBR - Numbers Analyser

Calling Sequence: CALL NMBR(I,RN,INDATA)

I - pointer to the first nonblank symbol
RN - generated output
INDATA - a flag to indicate integer or real number

Common Statement:
COMMON A, OBJECT(50,80)
A - vector of the source statement

Inputs: A , I
Outputs: RN

Abstract:

When during a statement scanning a number has been recognized the subroutine is called to reread that number and to assign its numerical value to a variable named RN. The numerical value should be unsigned real (single word) or integer. The subroutine every time when called generates a corresponding format (e.g. F**.*).

Restrictions:

-Single precision is assumed

Error/warning Messages: None

Subroutines Called:

Entry SERTB99 :- Set The Internal Buffer For Re-read/Rewrite

Calling Programs:

Main Program

Subroutine TS7311 :- Data Input Sequencer
Subroutine PRINT - FORTRAN Output Generator

Calling Sequence: CALL PRINT

Entry: CASE1A(NOPHLN, IF)

CASE2A(I, IF)

NOPHLN - number of heading lines

Common Statement:

COMMON A, OBJECT

COMMON /BLOCK7/IPRNFG, IPRINT(20, 72), JPRINT, LSTDL

COMMON /BLOCK8/PHDING, I2B

COMMON /BLOCK9/IPOSTP, IPOSTR, JPOSTP, JPOSTR, IENDRN

A - vector of the source statement

IPRNFG - a flag to distinguish different PRINT statements of GEST

IPRINT - array of output to be printed

JPRINT - pointer of the heading lines

LSTDL - pointer to the current line

PHDING - array of the heading lines

IPOSTP - array of generated FORTRAN statements

JPOSTP - array of generated FORTRAN statements

IENDRN - a flag to indicate END of the RUN

Inputs: A

Outputs: IPRINT, IPOSTP, JPOSTP, PHDING

Abstract:

The program generates FORTRAN output statements corresponding to the source GEST PRINT statement. This
subroutine is divided into four parts, according the format of the GEST PRINT statement.

Restrictions :
- Maximum number of heading lines is nine (NMAX)

Error/Warning Messages :
None

Subroutines Called :
Entry SETB99 :- Set The Internal Buffer For Re-read/Rewrite

Calling Programs :
Main Program
Subroutine PUNCH - Punched Output Generator

Calling Sequence: CALL PUNCH(SWITCH, AB)

Common Statement:
COMMON A, IOBJ (50, 80)
COMMON /BLOCK3/VSN, IVSN /BLOCK4/TTABLE, TSTOCK
COMMON /BLOCK6/IDIMAR (66), INSQST (50, 72)
COMMON /BLOCK7/IPRNF, IPRINT (20, 72), JPRINT, LSTDL
COMMON /BLOCK8/PHDING, I2B
COMMON /BLOCK9/IPOSTP, JPOSTP, IPOSTR, IENDRN

IOBJ - a dummy variable for this program
IDIMAR - vector of the generated output - DIMENSION statement
INSQST - array to store INPUT SEQUENCING Statement
IPRINT - array of output to be printed
JPRINT - pointer of the heading lines
LSTDL - pointer to the current line
PHDING - array of the heading lines
IPOSTP - array of generated FORTRAN statements
JPOSTP - array of generated FORTRAN statements
IENDRN - a flag to indicate END of the RUN
IPUNCH - a flag for a request of the punched generated object deck

Inputs: A, SWITCH, AB
Outputs: IPOSTP, IPOSTR, INSQST
Abstract:

The subroutine PUNCH is used to punch the object program
generated by the processor (FORTRAN IV). The flag to activate this subroutine is IPUNCH = 1 (user's option).

Restrictions:
None

Error/warning Messages:
None

Subroutines Called:
Entry SET899: Set The Internal Buffer For Re-read/Rewrite
Calling Programs:
Main Program
Subroutine \textbf{RUN} \textbf{--} Syntax Checker For Run Until Statement

\textbf{Calling Sequence:} \texttt{CALL RUN LABEL,IRUN,E100)}

\textbf{LABEL} \textbf{--} alphanumeric string of 1-6 characters

\textbf{IRUN} \textbf{--} sequence number of the simulation run

\textbf{Common Statement:}

\texttt{COMMON A,IDUMMY(50,80)}

\texttt{COMMON /BLOCK0/LETTER,DIGIT,OPER,RELOP,BRACKET,POINT,COMA,COMA,EQSIGN,}

\texttt{UNDSC}

\texttt{IDUMMY} \textbf{--} a dummy variable for this subroutine

\texttt{A} \textbf{--} vector of the source statement

\texttt{LETTER} \textbf{--} letters A-Z,$

\texttt{DIGIT} \textbf{--} digits 1-0

\texttt{OPER} \textbf{--} arithmetic operators: +, -, *, /, **

\texttt{RELOP} \textbf{--} relationship operator $>$, $<$

\texttt{BRACKET} \textbf{--} left and right hand parenthesis (, )

\texttt{POINT} \textbf{--} period .

\texttt{COMA} \textbf{--} colon :$

\texttt{COMA} \textbf{--} comma ,

\texttt{EQSIGN} \textbf{--} equal sign =

\texttt{UNDSC} \textbf{--} underscore punch card code 0-5-8

\textbf{Inputs:} \space A

\textbf{Outputs:} \space LABEL

\textbf{Abstract:}

The subroutine analyses \texttt{RUN UNTIL} statement of the GEST
source program:
- for correct syntax of the RUN UNTIL statement
- recognizes label after the keyword RUN UNTIL

Restrictions:
- Maximum 6 symbols of a label after the RUN UNTIL

Error/warning Messages:
Error:
- Keyword RUN was not found
- Keyword UNTIL was not found
- Label exceeds 6 characters

Stops:
- STOP 132: see error messages

Subroutines Called:
None

Calling Programs:
Main Program
Subroutine  \texttt{SINITL} :- Syntax Checker For System Initialization Stmt.

\textbf{Calling Sequence} : \hspace{1em} \texttt{CALL SINITL(}6100\texttt{)}

\textbf{Common Statement} :

\begin{verbatim}
COMMON A, IOB(50, 80)
COMMON /BLOCK0/LETTER, DIGIT, OPER, RELOP, BRACKT, DPOINT, COLON, COMMA, EOSIGN,
               UNDSC
COMMON /BLOCK3/VSN, IVSN
\end{verbatim}

\begin{itemize}
  \item \texttt{A} \hspace{1em} vector of the source statement
  \item \texttt{IOB} \hspace{1em} a dummy variable for this subroutine
  \item \texttt{LETTER} \hspace{1em} letters A-Z,$$
  \item \texttt{DIGIT} \hspace{1em} digits 1-0
  \item \texttt{OPER} \hspace{1em} arithmetic operators : $+$, $-$, $\ast$, $/$, $\ast\ast$
  \item \texttt{RELOP} \hspace{1em} relationship operator $>$, $<$
  \item \texttt{BRACKT} \hspace{1em} left and right hand parenthesis (, )
  \item \texttt{DPOINT} \hspace{1em} period .
  \item \texttt{COLON} \hspace{1em} colon :
  \item \texttt{COMMA} \hspace{1em} comma ,
  \item \texttt{EOSIGN} \hspace{1em} equal sign =
  \item \texttt{UNDSC} \hspace{1em} underscore punch card code 0-5-8
  \item \texttt{VSN} \hspace{1em} vector of the system names
  \item \texttt{IVSN} \hspace{1em} pointer to the last character inserted into the vector VSN
\end{itemize}

\textbf{Inputs} : \hspace{1em} \texttt{A} \hspace{1em} \texttt{VSN} \hspace{1em} \texttt{IVSN}

\textbf{Outputs} : \hspace{1em} \texttt{NONE}

\textbf{Abstract} :
The subroutine checks the syntax of GEST INITIALIZE SYSTEM
.. Statement. A check is made if the system has been already
defined.

Restrictions :
None

Error/Warning Messages :
Error :
    -Keyword INITIALIZE was not found
    -System name is missing
    -The system was not defined

Stops :
    -STOP 273 : - see error messages

Subroutines Called :
None

Calling Programs :
Main Program
Subroutine START - Initiator Of Arrays

Calling Sequence: CALL START

Common Statement:
COMMON IA, OBJECT

IA - vector of the source statement

Inputs: OBJECT
Outputs: OBJECT

Abstract:

Subroutine START is called to initialize values to variables and arrays in unlabeled COMMON statements of the GEST processor.

Restrictions:
None

Error/Warning Messages:
None

Subroutines Called:
None

Calling Programs:
Main Program
Subroutine STATE :- Syntax Analyser For System State Declaration

Calling Sequence : CALL STATE

Common Statement :
COMMON A,IDUM(50,80)/BLOCK1/ N,MSO,SOURCE
COMMON /BLOCK2/PSV,ISV

A - vector of the source statements
IDUM - a dummy variable for this subroutine
N - pointer to the first nonblank column of the source statement
MSO - pointer to the GEST source statement which is being analysed
SOURCE - array of GEST input statements
PSV - vector of state variables declared in the state variable declaration

Inputs :
SOURCE, N , MSO

Outputs :
SOURCE, PSV , ISV

Abstract :

The subroutine STATE checks the state variable declaration statement of a GEST source program:

- for the occurrence of GEST keyword STATE
- for the occurrence of GEST keyword CARTESIAN
- finds delimiters between names of the state variables

When the GEST State Variable Declaration is processed, the subroutine returns number of state variables declared (ISV) and pointers of PSV vector give locations of the state variables.
Restrictions:
- Maximum 100 pointers (PSV)
- State variable statement limited on one card only

Error/warning Messages:

Error:
- Error in the State Variable Declaration

Subroutines Called:
None

Calling Programs:
Main Program
Subroutine \texttt{SYSTEM} :- Syntax Analyser For System Declaration

\textbf{Calling Sequence} : \texttt{CALL SYSTEM (S100)}

\textbf{Common Statement} :

\texttt{COMMON A, IDMM(50,80)}

\texttt{COMMON /BLOCK3/VSN, IVSN}

\texttt{COMMON /BLOCK1/N, MSO, SOURCE}

\begin{itemize}
  \item \texttt{A} - vector of the source statement
  \item \texttt{IDMM} - dummy array for this subroutine
  \item \texttt{VSN} - vector of the system name
  \item \texttt{IVSN} - pointer to the last character inserted into the \texttt{VSN}
  \item \texttt{N} - pointer to the first nonblank column of the source statement
  \item \texttt{MSO} - pointer to the GEST source statement which is being analyzed
  \item \texttt{SOURCE} - array of GEST input statements
  \item \texttt{VSNACS} - array of all component system names
\end{itemize}

\textbf{Inputs} : \texttt{A}

\textbf{Outputs} : \texttt{VSN, VSNACS}

\textbf{Abstract} :

The subroutine checks the GEST source program for correct syntax of the keyword \texttt{SYSTEM}. The subroutine separates a component system name and stores it in the vector \texttt{VSN}. It checks if the source GEST system declaration has a keyword \texttt{DISCRETE}. If the keyword is missing an error message is printed and the processing is terminated.

\textbf{Restrictions} :
- Maximum 6 symbols for every component system name
- Maximum 50 component system names for the system
- Keyword DISCRETE must be present

**Error/Warning Messages:**

**Error:**
- Keyword SYSTEM was not found
- Keyword IS missing
- Fatal error - keyword DISCRETE was not found
- Component system name exceeds 6 characters

**Steps:**
- STOP 172: - missing keyword SYSTEM
  - keyword DISCRETE was not found
  - component system name exceeds 6 characters

**Subroutines Called:**
None

**Calling Programs:**
Main Program
Subroutine TRANS - Conversion Routine

Calling Sequence: CALL TRANS(ITAB,LI,STA)

ITAB - counter of new names
LI - pointer (first dimension) of the array OBJECT
STA - pointer (second dimension) of the array OBJECT

Common Statement:
COMMON IDM(80),OBJECT

IDM - a dummy variable for this subroutine

Inputs: ITAB, LI, STA

Outputs: OBJECT

Abstract:

This subroutine checks the value of the new names counter (ITAB=TTABLE(IHASH,5)) and if its value is greater than 9, the value is broken down by digits and the digits are stored.

Restrictions:
- Maximum number (value of the counter of new names - ITAB) of new names 9999.

Error/warning Messages:

Error:
- Number of new names generated exceeds 9999

Stops:
- STOP 3: number of new names exceeds 9999

Calling Programs:

Main Program
Subroutine **TS725** - Randomizer

**Calling Sequence**: CALL TS725 (HASH,NW,LS,WORD,NIS)

**Entry**: REP725(HASH,NW,LS,WORD,NIS)

*HASH* - generated hash code for a given input string

*NW* - number of single (4 bytes) computer words to hold the input string in STOCK

*LS* - location in the table where the input string is stored

*WORD* - vector of 4 single words

*NIS* - number of characters of the input string

**Common Statement**: COMMON A,IDUM(50,80)

*A* - vector of the source statement

*IDUM* - dummy array for this subroutine

**Inputs**: A

**Outputs**: HASH, NW, NIS, WORD
Abstract:

For a given input string $A$ (passed through a COMMON statement) the program generates a hash code. The hash code is calculated as follows: The numerical equivalent of the input is divided by $TS$ - table size, which is the maximum number allowed for hash codes. Then the hash code = remainder + 1.

Restrictions:

- Input string is up to 16 characters

Error/warning Messages:

Error:
The following input exceeds the maximum length 16 characters

**Stops:**

- **STOP 3** : - the input exceeds 16 characters

**Subroutines Called:**

**Entry** [S$ET$R$E$N$]$ : - Set The Internal Buffer For Re-read/Rewrite

**Calling Programs**: 

**Main Program**

**Subroutine** [E$N$D$R$U$N$] : - FORTRAN Statements Generator
Subroutine **TS728** - Number Conversion

**Calling Sequence**: CALL TS728 (N1,N2)

**Common Statement**: COMMON A,IDUM (50,80)

A - vector of the source statement

IDUM - a dummy variable for this subroutine

**Inputs**: A , N1, N2

**Outputs**: 

**Abstract**:

This subroutine detects integer numbers and floating point numbers with or without exponent E.

**Restrictions**:

-The subroutine accepts single precision only

**Error/Warning Messages**: 

**Error**: 

-See listing of the subroutine

**Steps**:

- **STOP 5**: Maximum precision is exceeded

**Subroutines Called**: 

**Entry** **SETR99**: Set The Internal Buffer For Re-read/Rewrite

**Calling Programs**: 

Main Program
Subroutine TS729 - Comment Analyser

Calling Sequence: CALL TS729 (ITSF, *, *)

Common Statement:
COMMON A, IDUMY/BLOCK1/W, MSO, SOURCE

IDUMY - A dummy variable for this subroutine
A - vector of the source statement
N - pointer to the first nonblank column of the source statement
MSO - pointer to the GEST source statement being analysed
SOURCE - output array
ISTF - a flag of state transition functions

Inputs: A, N, MSO, SOURCE, ISTF

Outputs: SOURCE

Abstract:

The program analyses GEST source program for an occurrence of GEST comment symbol (::) and replaces it by letter C in the first column of an object program. In the addition the source program is checked for blank card.

Restrictions:
- See definition of GEST comment statements

Error/warning Messages:

Error:
- See listing of the subroutine

Stops:
STOP 729 : - incorrect GEST comment statement

Subroutines Called:

None

Calling Programs:

Main Program
Subroutine TS7210 - Algorithm F72.8

CallingSequence: CALL TS7210(N1,N2,N3,NIN)

CommonStatement:
COMMON A,OBJECT(50,80)
A - vector of the source statement

Inputs: A, N1, N2, N3

Outputs: NIN

Abstract:

The program calculates number of input values for the
INPUT SCHEDULE DATA statement of GEST:

- the values of N1, N2, N3 corresponding to the following format
of the INPUT SCHEDULE DATA statement are read:

... AT EVERY <N1> <time unit> /START AT TIME=<N2>/
UNTIL TIME=<N2> ...

Restrictions:
- Numbers N1, N2, N3 are unsigned integers or reals
- N1 should be positive
- N2 should be nonnegative
- N3 should be positive and greater than N2
- Number of input values must be the same for all identifiers of the
  same INPUT DATA SCHEDULE Statement

Error/warningMessages:

None
Subroutines Called:
None

Calling Programs:
Main Program
Subroutine TS7311: Data Input Sequencer
Subroutine TS7311 - Data Input Sequencer

Calling Sequence: CALL TS7311(IDN)

Common Statement:
COMMON A, OBJECT
COMMON /BLOCK0/LETTER, DIGIT, OPER, REL, BRACKT, DPOINT, COLON, COMMA, EOSIGN,
UNDSC
COMMON /BLOCK6/IDIMAR(66), INSQST(50, 72)
A - vector of the source statement
LETTER - letters A-Z, $
DIGIT - digits 1-0
OPER - arithmetic operators: +, -, *, /, **
REL - relationship operator >, <
BRACKT - left and right hand parenthesis (, )
DPOINT - period .
COLON - colon :
EOSIGN - equal sign =
UNDSC - underscore punch card code 0-5-8
IDIMAR - vector of the generated output - DIMENSION statement
INSQST - array to store INPUT SEQUENCING Statement

Inputs: A
Outputs: INSQST, IDIMAR

Abstract:

The program analyses the INPUT DATA SCHEDULE Statement and calculates (using subroutine TS7210 number of the input values
corresponding to the given time parameter of that statement.

Restrictions:
- Numbers N1, N2, N3 are unsigned integers or reals
- N1 should be positive
- N2 should be nonnegative
- N3 should be positive and greater than N2
- Number of input values must be the same for all identifiers of the same INPUT DATA SCHEDULE Statement

Assumptions:
- If N1 is not given N1=1
- If N2 is not given N2=1

Error/Warning Messages:
None

Subroutines Called:
Subroutine NMBR :- Numbers Analyser
Entry SETB99 :- Set The Internal Buffer For Re-read/Rewrite
Subroutine TS7210 :- Algorithm F72.8

Calling Programs:
Main Program
Subroutine TS7313 - GEST Print Statement Analyser

Calling Sequence: CALL TS7313(IF)

Common Statement:
COMMON A, OBJECT
COMMON /BLOCK/, LETTER, DIGIT, OPER, RELOP, BRACKT, DPOINT, COLON, COMMA, EQSIGN, UNDSC

A - vector of the source statement
LETTER - letters A-Z,$
DIGIT - digits 0-9
OPER - arithmetic operators: +, -, *, /, **
RELOP - relationship operator >, <
BRACKT - left and right hand parenthesis (, )
DPOINT - period .
COLON - colon :
COMMA - comma ,
EQSIGN - equal sign =
UNDSC - underscore punch card code 0-5-8

Inputs: A
Outputs: OBJECT

Abstract:

The program TS7313 generates FORTRAN statements for GEST source PRINT statement:

- general form of the GEST PRINT statement:

PRINT n HEADING LINE(s) .... 1a
PRINT FOR FIRST PAGE n HEADING LINE(s) ... 1b
PRINT <variable list> /number of variables LE.8/ ... 2a
PRINT <variable list> /number of variables GT.8/ ... 2b
- CASE 1A: The heading line(s) will be printed on top of every new page
- CASE 1B: The heading line(s) is(are) printed once only (top of the first page only)
- CASE 2A: TIME and names of variables are printed across the page (FORMAT E11.4/I10)
- CASE 2B: TIME and names of variables are printed together with their values (FORMAT E11.4/I10)
their values (FORMAT E11.4/I10, VARIABLE=VALUE)

Restrictions:
- The length of a variable does not exceed 10 characters
- Maximum number of heading lines is nine
- Maximum number of variables in GEST PRINT statement is 100

Error/warning Messages:
None

Subroutines Called:
Entry SETB99 :- Set The Internal Buffer For Re-read/Rewrite
Entry CASE1A :- Routine To Eqnerate Heading Lines
Entry CASE2A :- Routine To Print TIME And Variables

Calling Programs:
Main Program
Abbreviations

ACM: Association For Computing Machinery

AICA: Association Internationale Pour Le Calcul Analogique

GEST: General System Theory Implementor

SCI: Simulation Councils, Inc.

----------


IBM, *IBM-1403 Printer Component Description*, GA24-3073-7, 1403-03.


IBM, IBM System /360, *Linkage Editor And Loader*, Form No. GC 28-6538.


IBM, IBM System /360, *Supervisor And Data Management Services*, Form No. GC 28-6646.


Katzenelson, J., "Documentation And The Management Of A Software Project", *Software Practice And Experience*, 1, 2,


Oren, T. I., Simulation Of Time - Varying Systems, Proceedings Of The International Congress Of Cybernetics And Systems,


Oren, T. I., Revised Report On GEST:
A Simulation Language For Large Scale Combined Discrete/Continuous Systems
Technical Report: 77-03, Computer Science Department, University Of Ottawa, Ottawa, Ontario, March 1977


VITA

Name: Ladislav Joseph Bleha

Born: Prague, Czechoslovakia
     August 4, 1940

Education: Postgraduate Studies In Automation,
           Faculty Of Electrical Engineering,
           Ceske Vysoke Uceni Technicke,
           Prague, Czechoslovakia

           Dipl. Enq.,
           Faculty Of Mechanical Engineering,
           Ceske Vysoke Uceni Technicke,
           Prague, Czechoslovakia