INFORMATION TO USERS

This manuscript has been reproduced from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

Oversize materials (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps.
A REMOTE PDP-8 INTERFACE

BY

PIERRE GYETTE

SUBMITTED TO THE DEPARTMENT OF
ELECTRICAL ENGINEERING IN PARTIAL
FULFILMENT OF THE REQUIREMENTS FOR
THE DEGREE OF MASTER OF SCIENCE.

DEPARTMENT OF ELECTRICAL ENGINEERING
FACULTY OF PURE AND APPLIED SCIENCE
THE UNIVERSITY OF OTTAWA
OTTAWA, CANADA
1968
UMI Number: EC52112

INFORMATION TO USERS

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleed-through, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

UMI

UMI Microform EC52112
Copyright 2007 by ProQuest LLC
All rights reserved. This microform edition is protected against unauthorized copying under Title 17, United States Code.

ProQuest LLC
789 East Eisenhower Parkway
P.O. Box 1346
Ann Arbor, MI 48106-1346
APPROVED FOR THE DEPARTMENT
OF ELECTRICAL ENGINEERING

SUPERVISOR

CHAIRMAN OF THE EXAMINING
COMMITTEE

CHAIRMAN OF THE DEPARTMENT
NOTE: THIS THESIS WAS TYPED ON A TELETYPE UNIT IN CONJUNCTION WITH A PDP-8 COMPUTER USING THE DEC 8-1-S-BIN PROGRAM. THIS PROGRAM, CALLED "SYMBOLIC TAPE EDITOR", WAS DESIGNED TO HELP THE PROGRAMMER EDIT PROGRAMS WRITTEN IN SYMBOLIC LANGUAGE. IN OUR CASE, THIS PROGRAM WAS USED TO STORE ONE PAGE OF TEXT IN THE COMPUTER'S MEMORY, MODIFY THE TEXT LINE BY LINE, WHEN REQUIRED, AND THEN OUTPUT THE FINAL VERSION. THOUGH USEFUL, THIS PROGRAM IS FAR FROM BEING IDEAL. A PROGRAM DESIGNED SPECIFICALLY FOR THE PURPOSE OF EDITING WRITTEN TEXTS WOULD BE MOST DESIRABLE.
ACKNOWLEDGEMENTS

ABSTRACT

This thesis deals with the design and construction of a communication system for a Digital Equipment Corporation PDP-3 digital computer. The thesis first studies the general operation of the computer and the specifications of the required system and then proceeds to study various possible designs which could meet the specifications. The designs are compared and the one considered best chosen. This chosen design is further developed and its implementation using integrated circuits is shown in detail. The design of the system is discussed as a function of the various tasks that the subsystems must accomplish.
# TABLE OF CONTENTS

1 - INTRODUCTION .................................................. 7

2 - PDF-3 OPERATION ............................................. 9
   2.1 GENERAL OPERATION
   2.2 INPUT/OUTPUT
   2.3 PROGRAM INTERRUPT AND INPUT/OUTPUT SKIP

3 - DESIRED SYSTEM CHARACTERISTICS ....................... 17
   3.1 IDEAL REMOTE INTERFACE
   3.2 PRACTICAL CONSIDERATIONS
   3.3 SPECIFICATIONS

4 - DATA TRANSMISSION SYSTEMS ............................... 22
   4.1 POSSIBLE DESIGNS
   4.2 RADIO
   4.3 PARALLEL WIRE TRANSMISSION
   4.4 SERIAL WIRE TRANSMISSION
   4.5 CHOSEN SYSTEM
   4.6 HARDWARE VERSUS SOFTWARE IMPLEMENTATION

5 - DESIGN DEVELOPMENT ........................................ 32
   5.1 HARDWARE CHOICE
   5.2 LOGIC LEVELS AND RELATIONS
   5.3 TIMING CONSIDERATIONS

6 - DESIGN PROCEDURE ............................................ 40
   6.1 GENERAL DESIGN CONSIDERATIONS
   6.2 PDF-3 TRANSMITTER
   6.3 REMOTE RECEIVER
   6.4 REMOTE TRANSMITTER
   6.5 PDF-3 RECEIVER

7 - CONCLUSION ..................................................... 59

APPENDIX
   A.1 PDF-3 INSTRUCTIONS
   A.2 SYSTEM PICTURES
   A.3 INTEGRATED CIRCUIT MODULES
   A.4 LOGIC CIRCUIT ELEMENTS
   A.5 SYMBOLS
1. INTRODUCTION

This thesis deals with a project built to satisfy a definite need. The need was that of using the PDP-8 digital computer, located in the Electrical Engineering Department, as an on-line controller for a heat exchanger in the Chemical Engineering Department. The design and construction of a remote interface for the PDP-8 built to satisfy the above need is discussed in this thesis.

A computer, to serve as an on-line controller, must sense devices and control a given set of parameters. In the particular application for which the system was originally required, sensors at the site of the experiment produce analog voltages which can readily be converted into digital form by means of an analog to digital (A/D) converter. A multiplexer unit allows one converter to service many channels of analog data, in our case, up to 3 channels. It is also possible for the experiment to use simple on-off controls, and these also must be sensed by the computer.

In the other direction the computer has to control devices, such as valves, by means of analog voltages. These analog signals can easily be produced by means of digital to analog (D/A) converters. The computer can also have some switching tasks, such as activating a relay.
IN ORDER TO ACCOMPLISH THESE VARIOUS TASKS, A REMOTE TERMINAL AS SIMILAR AS POSSIBLE TO THE PDP-8'S PROGRAMMED DATA TRANSFER INTERFACE IS REQUIRED. FURTHERMORE, AND OF PRIMARY CONSIDERATION, THE PROGRAMMING INVOLVED IN USING THE REMOTE INTERFACE MUST BE AS SIMPLE AS POSSIBLE.

THOUGH THE HEAT EXCHANGER FOR WHICH THE SYSTEM WAS ORIGINALLY DESIGNED DID NOT NEED THIS SYSTEM'S FULL CAPACITIES, IT WAS FELT THAT THE CONSTRUCTION OF A GENERAL PURPOSE REMOTE INTERFACE CAPABLE OF SERVICING MANY REMOTE DEVICES WOULD RENDER THE PROJECT ALL THE MORE USEFUL TO THE ORIGINAL AND ITS FUTURE USERS.
2. PDP-8 OPERATION

2.1 GENERAL OPERATION

THE DIGITAL EQUIPMENT CORPORATION (DEC) PDP-8 IS A SMALL GENERAL PURPOSE DIGITAL COMPUTER WHICH USES 12 BIT WORDS, TWO'S COMPLEMENT ARITHMETIC AND A 4096 WORD RANDOM ACCESS CORE MEMORY. THE COMPUTER HAS FOUR IMPORTANT REGISTERS; ITS OPERATION MAY BE DESCRIBED BY EXPLAINING THE FUNCTION OF EACH OF THESE REGISTERS.

THE PRINCIPAL REGISTER OF THE MACHINE IS THE TWELVE BIT ACCUMULATOR (AC). THE CONTENTS OF THIS REGISTER MAY BE CHANGED BY ARITHMETIC AND LOGIC OPERATIONS UNDER PROGRAM CONTROL. IT IS POSSIBLE TO DO THE FOLLOWING TO THE CONTENTS OF THE ACCUMULATOR:

- LOGICAL AND WITH
- LOGICAL OR WITH
- TWO'S COMPLEMENT ADD TO
- COMPLEMENT
- DEPOSIT IN CORE MEMORY
- SHIFT RIGHT OR LEFT
- INCREMENT
- CLEAR

1 - SMALL COMPUTER HANDBOOK, P. 33, DEC
AS WILL BE SEEN IN THE NEXT SECTION, THE ACCUMULATOR SERVES AS A VITAL INPUT/OUTPUT REGISTER AS WELL.


NORMALLY, A PROGRAM, COMPOSED OF A SERIES OF TWELVE BIT CODES, IS STORED IN SUCCESSIVE MEMORY LOCATIONS. WHEN THE PROGRAM IS BEING EXECUTED, A REGISTER, THE PROGRAM COUNTER (PC) HOLDS THE ADDRESS OF THE LOCATION FROM WHICH THE NEXT INSTRUCTION IS TO BE TAKEN.
2.2 INPUT/OUTPUT (I/O)

A linkage exists between the machine and the outside world. This linkage is comprised of input/output equipment connected to the computer through the computer interface. Equipment such as teletypes, punchers, tape readers, magnetic discs, and magnetic tapes are all in this group. The communication system of this thesis is also an I/O device.

A device may be interfaced to the computer by one of two different linkages. The data break facilities allow a device direct and extremely rapid access to and from the computer's memory, but the transfer of data is done independently of the program being executed. The transfer must be controlled by the external device. Since our communication system did not require the great speed of this facility and, moreover, had to be under program control, the above interfacing linkage was deemed unsatisfactory for our purpose.

The term "programmed data transfer" refers to the input and/or output of data under program control, between the computer and an external device. The AC serves as an I/O register since all programmed data transfers must go through it. The computer interface therefore
CONTAINS BOTH AN INPUT TO AND AN OUTPUT FROM EACH BIT OF THE AC. THE INPUTS SERVE TO READ DATA INTO THE ACCUMULATOR AND THE OUTPUTS ALLOW THE STATE OF THE AC TO BE READ BY AN EXTERNAL DEVICE. THE COMPUTER INTERFACE ALSO HAS MB OUTPUTS WHICH ARE ACTIVATED WHENEVER AN I/O INSTRUCTION HAS JUST BEEN READ FROM CORE MEMORY. OTHER INTERFACE TERMINALS INCLUDE THE SKIP AND THE INTERRUPT REQUEST INPUTS, TO BE DISCUSSED LATER. AND OUTPUTS FOR THREE I/O PULSES DESIGNATED IOP 1, IOP 2, AND IOP 4.

INPUT OUTPUT TRANSFER (IOT) INSTRUCTIONS ARE OF THE TYPES SHOWN BELOW:

<table>
<thead>
<tr>
<th>OPERATION CODE</th>
<th>DEVICE SELECTION</th>
<th>PRODUCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td></td>
<td>IOP 1, 2</td>
</tr>
</tbody>
</table>

![Diagram showing bit assignments](image)

FIG. 2.2-1 IOT INSTRUCTION BIT ASSIGNMENTS

AN OPERATION CODE OF 6 IN THE FIRST 3 BITS MEANS THAT IT IS AN IOT INSTRUCTION. WHEN SUCH AN INSTRUCTION IS ENCOUNTERED IN THE EXECUTION OF A PROGRAM THE MB OUTPUT TERMINALS ARE ACTIVATED. THE NEXT SIX BITS CORRESPOND TO THE CODE
OF THE I/O DEVICE WITH WHICH THE INSTRUCTION DEALS. EACH OF
THE FINAL THREE BITS CAUSES THE GENERATION OF THE IOP PULSE
CORRESPONDING TO IT. THESE PULSES OCCUR AT 1-MICROSECOND
INTERVALS WITH IOP 1, IF BIT 11 IS A 1, OCCURRING FIRST, IOP 2
IF BIT 10 IS A 1, OCCURRING SECOND AND IOP 4, IF BIT 9 IS A
1, OCCURRING THIRD.

FIG. 2.2 - 2 IOP TIMING

TO EACH I/O DEVICE CORRESPONDS A DEVICE SELECTOR. EACH
DEVICE SELECTOR IS CONNECTED TO THE MB OUTPUTS IN SUCH
A WAY THAT IT IS ACTIVATED WHENEVER A CHOSEN DEVICE
SELECTION CODE IS PRESENT IN MB 3 TO MB 8. WHEN ACTIVATED
THE DEVICE SELECTOR ENABLES THE IOP PULSES TO TRIGGER
PULSE AMPLIFIERS TO PRODUCE STANDARD PULSES WHICH ARE NOW
SPECIFIC TO THE DEVICE.
2.3 PROGRAM INTERRUPT (PI) AND INPUT/OUTPUT SKIP (IOS)

In general, a device associated with the computer has a flip-flop, called a flag, which the device sets when it requires servicing by the computer. The generation of an IOT pulse can be used to test the status of a flag, as shown in Fig. 2.3-1.

![Diagram](image)

**Fig. 2.3-1 Skip Utilization**

The output of the gate grounds the computer's skip input when the computer produces the proper IOT pulse to the gate and when the flag is set. The effect of this ground pulse on the skip input causes the computer to increment the program counter and so skip the next instruction in the program. Programming aspects will be covered in a later section.
THE PROGRAM INTERRUPT (PI) FACILITY, WHEN ENABLED
BY THE PROGRAM, RELIEVES THE MAIN PROGRAM OF THE NEED FOR
REPEATED FLAG CHECKS BY ALLOWING THE FLAGS TO AUTOMATICALLY
CAUSE A PROGRAM INTERRUPT. AN INTERRUPT OCCURS WHENEVER
THE FACILITY HAS BEEN ENABLED BY THE PROGRAM AND THE
COMPUTER'S INTERRUPT REQUEST LINE IS BROUGHT TO GROUND.
AN INTERRUPT CAUSES THE COMPUTER TO STORE THE PC IN LOCATION
0000 IN THE MEMORY CORE AND TO EXECUTE THE INSTRUCTION
IN LOCATION 0001. A PROGRAM USING THE PROGRAM INTERRUPT
FEATURE IS INCLUDED IN ANOTHER SECTION.

FIG. 2.3-2 MULTIPLE INPUTS TO PI

THE FACT THAT ANY ONE OF THE FLAGS IN THE ABOVE
Diagram is set will cause a program interrupt. Normally, the computer would be programmed so as to determine by means of the skip facility which device gave the interrupt and to service that device.
3. DESIRED SYSTEM CHARACTERISTICS

3.1 IDEAL REMOTE INTERFACE

The remote interface was to be used to link
the PDP-8 to some experiments which required an on-line
controller. To be adequately serviced by the computer,
these experiments must make use of an interrupt-like
facility. Furthermore, the system was to have the
ability to use existing equipment now connected to the
computer's interface with little or no modifications to
that equipment. In the ideal case presented in Fig. 3.1-1, all interface connections used in programmed
data transfers would be brought to the user at the remote
interface. The ideal data link would have to be fast
enough to keep this remote terminal in step with the
computer.

The computer interface has the ability to
service up to 64 I/O Channels. The required remote interface
would, however, never have to service that many devices.
It was felt that the ability to provide 16 channels at the
remote interface would be adequate. For this purpose,
only a four bit device selection code is required, a
saving of two bits. This will also reduce the hardware
cost.
Fig 3.1-1

NOTE: $n$ parallel lines signifies $n/2$.
3.2 PRACTICAL CONSIDERATIONS

THE DATA LINK BETWEEN THE REMOTE INTERFACE AND THE COMPUTER WILL, OF COURSE, HAVE CERTAIN SPEED LIMITATIONS. IN THE CASE OF THE SYSTEM'S ANTICIPATED USER THE ABILITY TO TRANSMIT ONE MESSAGE PER SECOND WOULD BE MORE THAN ADEQUATE. IN ORDER TO SATISFY ANTICIPATED FUTURE NEEDS, IT WAS DECIDED TO ESTABLISH A MINIMUM RATE OF 1000 BITS PER SECOND.


IDEALLY, DATA READ FROM A DEVICE CONNECTED TO THE REMOTE INTERFACE WOULD INSTANTANEOUSLY BE TRANSFERRED TO THE COMPUTER. IN REALITY, THERE WOULD BE DELAYS IN BOTH DIRECTIONS OF COMMUNICATION. AN IDEAL SYSTEM OF THE TYPE SHOWN IN FIG. 3.1-1 CAN ONLY FUNCTION IF THE TOTALDELAY FOR THE ABOVE IS LESS THAN 1 MICROSECOND. TO GET THIS MEANS A BANDWIDTH OF SEVERAL MEGAHERTZ.
THE SYSTEM'S ANTICIPATED USER ONLY REQUIRES THE SYSTEM TO HANDLE AT THE VERY MOST A FEW MESSAGES PER SECOND SO THAT THE USE OF SUCH A LARGE BANDWIDTH DATA LINK WOULD SEEM RIDICULOUS. IT WAS DECIDED TO DESIGN FOR A RATE OF 1000 BITS PER SECOND FOR EACH DIRECTION OF THE DATA LINK.

WITH THE DIRECT UTILIZATION OF THE PDP-8 INTERFACE THE TIME REQUIRED TO IDENTIFY WHICH DEVICE HAS PRODUCED AN INTERRUPT IS RATHER SHORT, ON THE AVERAGE, ABOUT 10 MICROSECONDS IF FOUR DEVICES WERE CONNECTED. WITH THE USE OF THE REMOTE INTERFACE, TO DO THE SAME IDENTIFYING SUBROUTINE COULD BE PROHIBITIVELY LONG DUE TO THE TIME REQUIRED TO SEND MANY DEVICE INTERROGATION CODES OVER THE COMMUNICATION CHANNEL. THE FINISHED SYSTEM WAS THEREFORE CALLED UPON TO ACHIEVE SOME FORM OF INTERRUPT SERVICING ITSELF.

OF PRIMARY CONSIDERATION IS EASE OF PROGRAMMING. TO THE USER, THE USE OF THE DATA LINK MUST BE AS SIMPLE AS POSSIBLE. THIS REQUIREMENT IS VITAL AND MUST BE MET IF THE SYSTEM IS TO BE OF ANY PRACTICAL USE.
3.3 SPECIFICATIONS

BASED ON THE PREVIOUS SECTION, WE MAY STATE:

THE BASIC SYSTEM SPECIFICATIONS:
1- MINIMUM TRANSMISSION RATE OF 1000 BITS PER SECOND.
2- SIXTEEN REMOTE I/O CHANNELS.
3- INTERRUPT SERVICING AT REMOTE INTERFACE.
4- PROGRAMMING EASE.

THE FIRST TWO POINTS ARE CHOSEN ARBITRARILY AS THE
GRADE OF SERVICE WE WISH TO ACHIEVE. IT WAS FELT THAT THESE DE-
SIGN OBJECTIVES WERE REALISTIC, CONSIDERING THE FUTURE USES
TO WHICH THIS PROJECT COULD BE APPLIED. THE THIRD SPECIFICATION
EVOLVED FROM THE FACT THAT THE REMOTE INTERFACE WAS TO BE AS
SIMILAR AS POSSIBLE TO THE PDP-8 INTERFACE AND THAT THE INTERRUPT
FEATURE IS ONE OF ITS PRINCIPAL CHARACTERISTICS. COMBINING THIS
WITH THE FACT THAT THE DATA LINK WILL BE MUCH SLOWER THAN THE
COMPUTER, IT BECAME EVIDENT THAT INTERRUPTS WOULD HAVE TO BE
DEALT WITH AT THE REMOTE INTERFACE WITH NO DIRECT COMPUTER
INTERVENTION. TO BE OF ANY USE THE FINAL SYSTEM MUST BE AS
SIMPLE TO USE AS POSSIBLE; THUS A PRIMARY GOAL OF PROGRAMMING
SIMPLICITY MUST BE MET BY THE SYSTEM. THIS FINAL SPECIFICATION
MUST BE MET EVEN IF IT MEANS GREAT HARDWARE COMPLEXITY.
4. DATA TRANSMISSION SYSTEMS

4.1 POSSIBLE DESIGNS

Many alternatives were considered in order to achieve the given system specifications. The table below shows the alternatives considered.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Conductor</th>
<th>Means</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parallel</td>
<td>Radio</td>
<td>Frequency multiplex</td>
</tr>
<tr>
<td>Serial (software implemented)</td>
<td>Single coaxial cable</td>
<td>Time multiplex</td>
</tr>
<tr>
<td></td>
<td>Two coaxial cables</td>
<td>Direct</td>
</tr>
<tr>
<td>Serial (hardware implemented)</td>
<td>Single telephone line</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Two telephone lines</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Many telephone lines</td>
<td></td>
</tr>
</tbody>
</table>

**FIG. 4.1-1**

The above alternatives can be grouped into three sections:
1) Radio
2) Parallel wire transmission
3) Serial wire transmission
4.2 RADIO

THE POSSIBILITY OF USING A RADIO LINK BETWEEN THE
COMPUTER SITE AND THE REMOTE SITE WAS CONSIDERED. RADIO
TRANSMISSION COULD USE TIME MULTIPLEXING TO SHIFT OUT THE
DATA SEQUENTIALLY OVER ONE CARRIER OR, ALTERNATIVELY, FREQUENCY
MULTIPLEXING USING MANY SUBCARRIER FREQUENCIES COULD BE USED.
THE USE OF A RADIO CHANNEL WOULD MEAN THE PURCHASE OF TWO
TRANCEIVERS AT A COST OF SEVERAL HUNDREDS OF DOLLARS EACH.
EQUIPMENT AT EACH END OF THE RADIO LINK TO MULTIPLEX OUT-
GOING DATA AND RECONSTRUCT INCOMING DATA WOULD ALSO BE
REQUIRED. FOR OUR PURPOSES, THE TOTAL COST OF A RADIO CHANNEL
WAS CONSIDERED PROHIBITIVE; THUS THIS POSSIBILITY WAS
RULED OUT.

4.3 PARALLEL WIRE

ANOTHER WAY OF TRANSFERING DATA WOULD BE TO USE
ONE CONDUCTOR PER BIT AND TRANSMIT DIRECTLY. BY THIS, WE
MEAN THAT EACH OUTPUT WOULD HAVE A WIRE DIRECTLY CONNECTING IT
TO ITS CORRESPONDING OUTPUT TERMINAL AT THE REMOTE SITE.
AS DISCUSSED IN THE PREVIOUS CHAPTER, WE HAVE A TOTAL OF 19 LOGICALLY INDEPENDENT OUTPUTS TO BE TRANSMITTED FROM THE REMOTE TO THE COMPUTER. THE COST OF RENTAL OR PURCHASE OF A CABLE WITH SUCH A LARGE NUMBER OF CONDUCTORS WAS DEEMED RATHER HIGH FOR ANY BUT THE SHORTEST DISTANCES.

ADDITIONAL DIFFICULTIES WOULD OCCUR WITH THIS SYSTEM DUE TO THE NEED TO COMPENSATE FOR TIME DELAYS ON THE TRANSMISSION LINES. AS AN EXAMPLE WE CAN CONSIDER THE EXECUTION OF READING DATA FROM A REMOTE DEVICE. THE COMPUTER WOULD HAVE TO WAIT AFTER ASKING FOR DATA TO ALLOW FOR TIME DELAYS IN THE LINE. IF INDEED THE DEVICE HAD NO DATA TO SEND, THEN THE WAIT WOULD HAVE BEEN IN VAIN. THE DELAY OVER TELEPHONE LINES WOULD BE IN THE ORDER OF 100 MICROSECONDS OVER A 100 METER LENGTH. THE VERY FACT THAT THE COMPUTER MUST WAIT TWICE THIS LENGTH OF TIME FOR EVERY I/O INSTRUCTION TO BE CARRIED OUT AT THE REMOTE AND THAT THIS MUST BE ACCOMPLISHED USING SOME RATHER COMPLEX SOFTWARE, REMOVES MOST OF THE ADVANTAGES WHICH THIS SYSTEM MAY HAVE SEEMED TO POSSESS. FURTHERMORE, DRIVING MANY PARALLEL WIRES CAUSES BOTH DRIVING AND CROSS TALK PROBLEMS.
4.4 SERIAL WIRE TRANSMISSION


WE ARE LEFT WITH THE POSSIBILITY OF USING ONE TELEPHONE LINE PAIR AND TRANSMITTING IN FULL DUPLEX MODE OR USING TWO SEPARATE PAIRS, ONE FOR EACH DIRECTION OF DATA FLOW, AND TRANSMITTING IN SIMPLEX MODE OVER EACH ONE. THE LATTER WAS CHOSEN BECAUSE THE USE OF ONE TELEPHONE LINE PAIR IN FULL DUPLEX MODE WOULD ESSENTIALLY RENDER THE SERVICING OF INTERRUPTS AT THE REMOTE SITE VERY DIFFICULT, WOULD HALVE THE TRANSMISSION THROUGH-PUT RATE, AND WOULD GREATLY INCREASE THE SYSTEM COMPLEXITY.
4.5 CHOSEN SYSTEM

Thus, it was decided to use two telephone line pairs and transmit data serially over them. At the remote site, some form of equipment is necessary to convert the incoming data from serial to parallel. And the outgoing data from parallel to serial. At the computer site these tasks could be achieved either by the computer with additional software or by additional hardware. Indeed, these tasks could be achieved using some hybrid form of the above. Regardless of the above choice, the system will possess the form shown in the following diagram.

![Diagram]

GENERAL SYSTEM FORM  FIG. 4.5-1
4.6 HARDWARE VERSUS SOFTWARE IMPLEMENTATION

As mentioned in the previous section, two ways of implementing the required functions at the computer site are possible: hardware or software. We will first consider the transmission of a message from the PDP-8 to the remote interface.

As discussed in the system characteristics of Section 3.1, a complete transmission would consist of 12 accumulator bits, 3 bits to produce IOP pulses at the remote, and a 4 bit remote device code. They could, and indeed are, sent out as described in the following diagram.

![Diagram showing the message form with AC and MB columns and a device code used for IOP pulses.]

Message form Fig. 4.6-1
USING HARDWARE IMPLEMENTATION THE COMPUTER
WOULD READ TWICE INTO AN EXTERNAL SHIFT REGISTER, ONCE
FOR THE AC SECTION AND ONCE FOR THE MB SECTION. A
SUBROUTINE TO DO THE ABOVE IS PRESENTED IN THE FOLLOWING
CHAPTER. THE TOTAL EXECUTION TIME OF THE SUBROUTINE IS
ABOUT 20 MICROSECONDS.

USING SOFTWARE IMPLEMENTATION, THE SERIALIZING
COULD BE DONE BY THE COMPUTER AT A RATE DETERMINED BY
AN INTERRUPT PRODUCING CLOCK. THE ONLY NEW HARDWARE
REQUIRED WOULD BE THE CLOCK, A SINGLE BUFFER FLIP-FLOP
CONNECTED TO THE LINE AND A FEW GATES SO THAT THE FOLLOWING
CODES WOULD FUNCTION AS DESCRIBED:
6121 / SKIP ON CLOCK FLAG
6122 / START CLOCK, CLEAR FLAG, READ AC 11 INTO LINE BUFFER
6124 / STOP CLOCK, CLEAR FLAG, CLEAR BUFFER
(GIVEN THAT DEVICE NUMBER 12 HAS BEEN ALLOCATED TO THE
UNIT.)

SUBROUTINES, WRITTEN IN PAL III, TO IMPLEMENT
THE SERIALIZING, ARE GIVEN IN FIG. 4.6-2. ESSENTIALLY,
FOR EVERY MESSAGE SENT, THE COMPUTER WOULD HAVE TO DO
SUBROUTINE "TRANS1" ONCE, THIS TO INITIATE THE TRANS-
MISSION, AND THEN DO SUBROUTINE "TRANS2" 19 TIMES TO
SHIFT OUT THE DATA. EXECUTION TIME OF "TRANS1" IS
ABOUT 25 MICROSECONDS AND OF "TRANS2" IS ABOUT 30
/ MAIN PROGRAM

JMS TRANS1

DXL / MESSAGE TO BE SENT

/ THE MAIN PROGRAM CONTINUES

/ SUBROUTINES

/ INTERRUPT SERVICE

ZERO, 0000

6121

JMP TRANS2 / TRANSMIT SUBROUTINES

TRANS1, 0000

DCA T1 / STORE AC

TAD I TRANS1

DCA T2 / STORE DXL

IAC

6122 / SEND INITIALIZING BIT

CLA

TAD M7 / MINUS 7

DCA C1

TAD M19 / MINUS 19

DCA C2

TAD T1

JMP I TRANS1

M7, 7771

M19, 7755

TRANS2, DCA T3 / SAVE AC

RAL

DCA T4 / SAVE LINK

TAD T2

6122 / SEND OUT DATA

RAL / SHIFT

DCA T2

ISZ C1

JMP *+3

TAD T1

DCA T2 / AC PLACED IN T2

ISZ C2 / END ?

JMP*+3

6124 / STOP CLOCK

JMP *+2

6122 / START CLOCK

TAD T4

RAR / RESET LINK

TAD T3 / RESET AC

ION

JMP I Z ZERO

(FIG. 4-6-2)
Trans1 Subroutine
( called from main program )

- Store contents of AC
- Store next instruction from calling program.
- Send initializing bit.
- Return to calling program.

Trans2 Subroutine
( called by interrupt executive )

- Save registers.
- Send out next bit of data.
- Shift data.

- If end of data?
  - No: Enable clock.
  - Yes: Reset registers.

- Return to program which was interrupted.

Fig. 4.6-2a
Program flow-graph
MICROSECONDS. TOTAL EXECUTION TIME FOR ONE TRANSMISSION IS THUS ABOUT 600 MICROSECONDS. IN OTHER WORDS, THE COMPUTER MUST BE AWAY FROM THE MAIN PROGRAM FOR A TOTAL OF 600 MICROSECONDS DURING THE PROCESS OF A SINGLE TRANSMISSION.

AT A TRANSMISSION RATE OF 10K BITS/SECOND, A FULL TRANSMISSION WOULD TAKE 1.9 MILLISECONEDS. AT THIS SPEED THE COMPUTER IS ALREADY BUSY 1/3 OF THE TIME TO SERVICE THE TRANSMITTER UNIT. ALLOTING AN EQUAL AMOUNT OF TIME FOR SERVICING THE RECEIVER UNIT AND ON THE AVERAGE 8 MICROSECONDS TO DETERMINE WHICH OF THE TWO UNITS, THE TRANSMITTER OR THE RECEIVER, CAUSED THE INTERRUPT, WE FIND THAT THE COMPUTER IS BUSY 100% OF THE TIME AT A TRANSMISSION RATE OF 10K BITS PER SECOND AND CANNOT DO ANYTHING ELSE.

% OF COMPUTER TIME AVAILABLE FOR OTHER USES.

TRANSMISSION RATE RATE BITS/SEC-

FIG. 4.6-3 COMPUTER TIME UTILIZATION
THE SYSTEM, USING SOFTWARE IMPLEMENTATION, WOULD HAVE AN UPPER BOUND OF 10X BIT S PER SECOND ON THE TRANSMISSION RATE. EVEN AT A RATE OF 1K BITS PER SECOND, ALREADY 10% OF THE COMPUTER TIME IS TAKEN BY THE SUBROUTINES. BECAUSE OF THE ABOVE REASONS, AND SINCE THE DATA LINK WAS TO BE AS SIMPLE AS POSSIBLE FROM A SOFTWARE POINT OF VIEW, IT WAS DECIDED TO USE HARDWARE RATHER THAN SOFTWARE TO IMPLEMENT THE REQUIRED FUNCTIONS AT THE COMPUTER SITE. THE PRICE PAID FOR SOFTWARE SIMPLICITY IS HARDWARE COMPLEXITY.
5. DESIGN DEVELOPMENT

5.1 HARDWARE CHOICE

THE CHOSEN DESIGN MAKES USE OF A TOTAL OF FOUR SHIFT-REGISTERS AND A LARGE AMOUNT OF REQUIRED CONTROL LOGIC. BECAUSE OF THE AMOUNT OF EQUIPMENT TO BE BUILT, IT WAS DECIDED TO USE INTEGRATED CIRCUITS (I.C.'S) TO ACHIEVE IMPORTANT SAVINGS AND TO GAIN EXPERIENCE IN USING THESE NEW DEVICES. MOTOROLA MC830P SERIES, USING DIODE-TRANSISTOR LOGIC (MDTL), I.C.'S WERE CHOSEN ON A BASIS OF COST AND AVAILABILITY. THIS DECISION WAS TAKEN IN EARLY 1967. AT PRESENT THE PURCHASE OF I.C. MODULES, AVAILABLE FROM MANY SOURCES, INCLUDING DEC, AT QUITE REASONABLE COST, WOULD DEFINITELY BE A MUCH WISER DECISION.

AT THAT TIME HOWEVER, THE CHOICE WAS BETWEEN THE CHOSEN I.C.'S AND STANDARD DEC R SERIES UNITS. A $10.00 SAVING PER FLIP-FLOP WAS REALIZED BY BUYING THE I.C.'S RATHER THAN THE DEC EQUIPMENT. IT WAS FELT THAT THIS PRICE ADVANTAGE WOULD MORE THAN OFFSET ANY ADDITIONAL COSTS, SUCH AS THAT OF LOGIC LEVEL CONVERTERS, WHICH WOULD BE INCURRED BECAUSE OF THE USE OF I.C.'S. THERE ARE, IN THE FINAL SYSTEM, A LITTLE OVER 100 FLIP-FLOPS SO THAT JUST IN THOSE UNITS A SAVING OF $1000.00 WAS REALIZED.
5.2 Logic Levels and Relations

Below are shown the different symbols used to represent different logic levels.

Motorola MC830P Series

- Low Level: 0 to 0.5 Volts
- Low Pulse
- High Level: 2.6 to 5 Volts
- High Pulse

The voltages above are with reference to the negative of the I.C.'s Power Supply.

Dec Modules

- Low Level: 0 to -1.0 Volts
- Low Pulse
- High Level: -1.5 to -3.0 Volts
- High Pulse

The Dec Voltages are with respect to ground.
AT THE REMOTE INTERFACE IT WAS FELT THAT IT MAY BE DESIRABLE TO USE THE INTERFACE IN THE FUTURE WITH BOTH DEC R SERIES AND WITH EQUIPMENT USING INTEGRATED CIRCUITS. THE INTERFACE WAS CONSTRUCTED IN SUCH A WAY THAT IT COULD BE USED WITH BOTH TYPES. THIS CHOICE WAS FORTUNATE IN VIEW OF THE SUBSEQUENT AVAILABILITY OF DEC M SERIES MODULES AND OTHER EQUIPMENT USING I.C.'S. ALSO, SINCE THE REMOTE TERMINAL MAY BE AT A VERY ELECTRICALLY "NOISY" SITE, THE USE OF STANDARD DEC MODULES WAS DEEMED A SAFER DESIGN.

THE PART OF THE COMMUNICATION SYSTEM AT THE PDP-8 END, HOWEVER, HAD ONLY TO BE COMPATIBLE WITH THE STANDARD DEC LOGIC LEVELS, NOMINALLY 0 AND -3 VOLTS. DIRECT LOGIC LEVEL CONVERSION WAS ACHIEVED BY OFFSETTING THE I.C.'S POWER SUPPLY FROM GROUND, AS SHOWN BELOW

![Diagram](image)

FIG. 5.2-1
The previous circuit is simply a voltage divider connected to an ungrounded supply. The ground connection in the divider produces the above voltages with respect to ground. No problems have been experienced with the use of this offset power supply.

The previous circuit yields the following logic level relationships:

```
DEC LEVELS -- I.C. LEVELS
```

logic level relations fig. 3.2-2

A similar relationship holds for pulses.

The PDF-8's output lines can easily drive the integrated circuits so that outputs from the computer are connected directly to the integrated circuits inputs.

Inputs to PDF-8's are wires connected to -3 volt mA clamped loads in the computer. An input occurs by driving a line to ground. The I.C.'s do not possess the current driving capability to do this; therefore the following circuit was used to read into the PDF-8's AC from the I.C.'s.
INPUT CIRCUIT - FIG. 5.2-3

Because of the I.C.'s power supply offset, (see Fig. 5.2-1), the transistor base is at either +2 Volts, in which case the transistor does not conduct, or at -3 Volts, in which case the transistor conducts and brings the PDP-8 input line to ground.
5.3 TIMING CONSIDERATIONS

When a transmission occurs, the receiver unit involves generates a local clock pulse to shift-in the incoming data. Since the transmitter and receiver clock frequencies can never be exactly the same, the effect of this must be studied.

Let us consider a message consisting of the 6052 I/O instruction and the (AC) containing 101010101010. The message as sent in the form shown in Fig. 4.5 -1 and its corresponding transmitter clock pulses given in Fig. 5.3 -1. Also given are the necessary receiver clock pulses. The receiver must shift in the data in the middle of the "time slot" allocated to a given bit in order to minimize the possibility of reading the wrong message. For a 20 bit message, it means that the receiver clock must read in the final data bit at the right time. This requires that the two clocks in one channel must be within 5% in frequency of one another.

A more strict limit must be used however, since the system does not have a parity bit to detect errors in transmission. A maximum frequency difference
OF 3% IS A MORE REALISTIC LIMIT TO ACHIEVE ANY RELIABILITY. THIS IS NOT DIFFICULT TO ACHIEVE WITH FIXED CLOCKS WITH VERY LIMITED FREQUENCY ADJUSTMENT BUT BECOMES MORE DIFFICULT WITH VARIABLE CLOCKS USING RC CIRCUITS.

FIG. 5.3-1 TIMING

IN FIG. 5.3-1, IT MAY BE NOTICED THAT THE TRANSMITTER CLOCK HAS ONE EXTRA CLOCK PULSE AT THE END OF TRANSMISSION. THE TIME TAKEN FOR THIS EXTRA PULSE SERVES TO CLEARLY SEPARATE MESSAGES WHEN THE COMPUTER IS TRANSMITTING DATA CONTINUOUSLY. THE TRANSMISSION OF DATA FROM THE REMOTE TO THE COMPUTER FOLLOWS SIMILAR TIMING RULES.
6. DESIGN PROCEDURE

6.1 GENERAL DESIGN CONSIDERATIONS

On the basis of its functions, the system may be divided into four subsystems. The remote interface is to be as similar as possible to the PDF-8 interface. The various functions of the system and the subsystems are given below:

PDF-8 TRANSMITTER

1. Input. Receives parallel data from computer interface.

2. Output. Transmits data serially to the remote receiver.

3. Control. Status is monitored by the computer.

REMOTE RECEIVER

1. Input. Receives serial data from the PDF-8 transmitter unit.

2. Output. Outputs parallel data to the remote devices.

3. Control. Produces 10P pulses to activate the remote devices.
REMOTE TRANSMITTER

1. INPUT. RECEIVES PARALLEL DATA FROM REMOTE DEVICES UNDER ITS OWN CONTROL.

2. OUTPUT. TRANSMITS SERIAL DATA TO THE PDF-3 RECEIVER UNIT.

3. CONTROL. IS CONTROLLED BY REMOTE INTERRUPT SIGNALS.

PDF-3 RECEIVER

1. INPUT. RECEIVES SERIAL DATA FROM REMOTE TRANSMITTER UNIT.

2. OUTPUT. OUTPUTS PARALLEL DATA TO THE COMPUTER.

3. CONTROL. STATUS IS MONITORED BY COMPUTER.

FROM THE BASIC FUNCTIONS WHICH EACH SUBSYSTEM MUST IMPLEMENT, IT WAS DECIDED THAT EACH SUBSYSTEM SHOULD HAVE IN IT A SHIFT-REGISTER. IN THE CASE OF A TRANSMITTER UNIT, DATA SHOULD BE ENTERED IN PARALLEL INTO THE SHIFT-REGISTER AND READ OUT SERIALLY FROM THE SHIFT-REGISTER. IN THE CASE OF A RECEIVER UNIT, DATA IS TO BE ENTERED SERIALLY INTO ITS SHIFT-REGISTER AND IT IS TO BE AVAILABLE FOR PARALLEL READ OUT.

THE TRANSMISSION OF DATA TAKES PLACE FROM THE TRANSMITTER UNIT AT ONE END OF THE DATA LINK TO THE RECEIVER UNIT AT THE OTHER END. SOME GENERAL DESIGN DECISIONS HAVE TO BE MADE BEFORE
DESIGNING SPECIFIC SUBSYSTEMS. IT IS REQUIRED THAT EACH
SUBSYSTEM HAVE A CLOCK TO PRODUCE SHIFT PULSES FOR THE SHIFT-
REGISTER IN THAT SUBSYSTEM. ALL CLOCKS ARE TO BE INDEPENDENT
TO ALLOW INDEPENDENT TRANSMISSION OF DATA. IT WAS DECIDED TO
DESIGN CLOCKS OF SUFFICIENT STABILITY SO THAT FOR THE DURATION
OF A MESSAGE BETWEEN A TRANSMITTER UNIT AND A RECEIVER UNIT
THE TWO CLOCKS WOULD REMAIN SUFFICIENTLY SYNCHRONISED. THIS
ASPECT IS DISCUSSED IN THE TIMING SECTION. IN ORDER TO ACHIEVE
INITIAL SYNCHRONIZATION AT THE BEGINNING OF A MESSAGE, THE
TRANSMITTER UNIT SENDS A "START OF MESSAGE" PULSE BEFORE
SENDING ACTUAL DATA. THE RECEIVER UNIT USES THE BEGINNING
OF A "START OF MESSAGE" PULSE AS AN INDICATION THAT IT SHOULD
START SHIFTING IN DATA.

KEEPING IN MIND THE VARIOUS DESIGN DECISIONS MADE IN THIS
SECTION WE CAN PROCEED TO DESIGN THE VARIOUS SUBSYSTEMS.

6.2 PDP-3 TRANSMITTER UNIT

FROM THE PREVIOUS SECTION WE KNOW THAT THE TRANSMITTER UNIT
REQUIRES A SHIFT-REGISTER LONG ENOUGH TO CONTAIN ALL INFORMATION
WHICH MAKES UP A COMPLETE MESSAGE TO THE REMOTE INTERFACE. THIS
/MAIN PROGRAM USING TRANSMIT SUBROUTINE
*200
0200 7000 NOP
0201 7000 NOP
0202 7000 NOP
0203 7000 NOP
0204 7000 NOP
0205 7000 NOP
0206 4300 JMS TRANSMIT
0207 6053 DLX
0210 7000 NOP
0211 7000 NOP
0212 7000 NOP
0213 7000 NOP

/THIS REPRESENTS THE MAIN BODY OF THE PROGRAM

/TRANSMIT SUBROUTINE
*300
0300 0000 TRANSMIT,0000
0301 6101 STF
0302 5301 JMP -1
0303 6102 LTAC
0304 7200 CLA
0305 1700 TAD I TRANSMIT
0306 6104 LTMB
0307 2300 ISZ TRANSMIT
0310 5700 JMP I TRANSMIT

/RETURN TO MAIN PROGRAM

FIG. 6.2-1
TRANSMITTER UTILIZATION
Transmit subroutine

Is transmitter free?

No

Yes

Load contents of AC into transmitter.

Get next sequential instruction from calling program.

Load into transmitter and initiate transmission

Return to calling program.

Fig. 0.02
Program flow-graph
INFORMATION CONSISTS OF:

- CONTENTS OF AC 12 BITS
- REMOTE DEVICE CODE 4 BITS
- IGF GENERATION 3 BITS
- TOTAL 19 DATA BITS

IT IS ALSO NECESSARY TO SEND A "START OF MESSAGE" INDICATION TO THE REMOTE RECEIVER. BY ADDING TWO MORE SHIFT-REGISTER STAGES IN FRONT OF THE DATA BITS AND INITIALIZING THESE PROPERLY WE CAN MAKE THE CONTENTS OF THE FIRST STAGE OF THE SHIFT-REGISTER CHANGE FROM 0 TO 1 AFTER THE FIRST SHIFT PULSE. THE PROPER INITIALIZATION OF THE SHIFT-REGISTER CONSISTS IN CLEARING THE FIRST STAGE AND SETTING THE SECOND.

THE PDP-8 TRANSMITTER UNIT IS AN I/O UNIT CONNECTED TO THE COMPUTER INTERFACE. A DEVICE SELECTOR, DEC MODULE #103, AS PREVIOUSLY DISCUSSED IN SECTION 2.2, HAS BEEN ASSIGNED TO THIS UNIT. DEVICE CODE #10 HAS BEEN ARBITRARILY ASSIGNED TO THE PDP-8 TRANSMITTER UNIT. THE DEVICE SELECTOR IS SUCH THAT WHEN ITS DEVICE CODE, IN THIS CASE #10, IS PRESENT IN THE AB THEN IT WILL ALLOW THE IOP PULSES TO TRIGGER PULSE GENERATORS IN THE #103 MODULE. THESE GENERATORS THEN PRODUCE IOP PULSES WHICH ARE SPECIFIC TO THIS DEVICE.
Thus in this case the following instructions produce the following IOT pulses:

<table>
<thead>
<tr>
<th>IOT1</th>
<th>IOT2</th>
<th>IOT4</th>
</tr>
</thead>
<tbody>
<tr>
<td>6101</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>6102</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6103</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>6104</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6105</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>6106</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6107</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Timing between IOT pulses produced by one instruction is the same as that of the IOT pulses shown in Fig. 2.2-2. It was decided to load data into the AC section of the shift-register. Thus in the program of Fig. 6.2-1, when 6102 is executed the AC contains the data we wish to transmit. It was decided to use IOT4 to load the AB section of the shift-register and initiate a transmission. Thus when 6104 is executed the AC is to contain the instruction we wish to transmit.

In order to make more efficient use of time it was decided to send the AC section of the shift-register only when IOT2 was to be executed at the remote. But this information is in
AC10 WHEN 6164 IS EXECUTED. THUS USING GATES 2 AND 3 IN FIG. 6.2-2
WE CAN USE IO74 TO GATE THE CONTENTS OF AC10 IN A "DATA" FLIP-
FLOP TO CONTROL THE LENGTH OF A TRANSMISSION CYCLE. A TRANSMISSION
CYCLE IS REPRESENTED BELOW:

```
            |  |  |  |
            | 2 | 7 | 21 |
            |   |   |   |
CLOCK PULSES

            |   |
            |   |
STOP

            |   |
STOP IF NO |
DATA       |

            |   |
STOP IF   |
DATA       |

            |   |
BUSY       |

            |   |
IDLE       |

TIME AT WHICH SYSTEM
INITIALIZED FOR
TRANSMISSION

PDP-3 TRANSMITTER TIMING

THE REQUIRED TIMING SIGNALS ARE OBTAINED BY COUNTING THE
SHIFT PULSES. A COUNTER, AS INTRODUCED IN THE PREVIOUS CHAPTER
IS USED FOR THIS PURPOSE. THIS COUNTER IS ACTIVATED BY THE
TRAILING EDGES OF CLOCK PULSES SINCE ACTIONS ARE TO BE TAKEN AFTER A PULSE HAS OCCURRED. A "FLAG" FLIP-FLOP IS NECESSARY FOR THE COMPUTER TO SENSE WHETHER THE TRANSMITTER IS BUSY OR NOT. IN FIG. 6-2-2 GATE 5 CLEARS THE FLAG AFTER THE 27TH CLOCK PULSE IF NO DATA IS TO BE SENT; OTHERWISE GATE 4 DOES IT AFTER THE 21ST CLOCK PULSE. CLEARING THE FLAG STOPS TRANSMISSION SINCE THE CLOCK IS ENABLED BY THE FLAG. WE CAN PRODUCE AN INPUT TO THE COMPUTER'S SKIP INPUT BY GATING IOT 1 AND THE FLAG'S OUTPUT THROUGH GATE 1. IF IOT 1 IS PRODUCED AND THE FLAG IS SET, THEN A SKIP WILL RESULT. IF THE FLAG WERE NOT SET THEN NO PULSING OF THE COMPUTER'S SKIP INPUT WOULD FOLLOW. WE CAN THEREFORE ASCERTAIN THE STATE OF THE $	ext{FLAG}$. IOT 1 IS PRODUCED WHENEVER 6101 IS EXECUTED IN A PROGRAM. THE COUNTER CAN BE PROPERLY CLEARED BY THE FLAG WHEN NO MESSAGE IS BEING SENT.

IN FIG. 6-2-2 THE SUBDIVISIONS OF THE SHIFT-REGISTER ARE DUE TO THE LIMITED NUMBER OF PINS PER CARD ON WHICH THESE SHIFT-REGISTER UNITS WERE BUILT.
6.3 REMOTE RECEIVER

AT THE REMOTE RECEIVER THE CIRCUIT MUST RECEIVE

INFORMATION AS SENT BY THE PDP-8 TRANSMITTER UNIT AND

REPRODUCE AS CLOSELY AS POSSIBLE THE PDP-8 INTERFACE. FROM

THE PDP-8 TRANSMITTER WE RECEIVE FIRST A "START OF MESSAGE"

BIT, THEN 7 BITS CORRESPONDING TO THE MB AND THEN AN OPTIONAL

12 BITS CORRESPONDING TO THE AC. BECAUSE OF THIS VARIABLE SECTION

WE MUST HAVE TWO SEPARATE SHIFT-REGISTERS, ONE FOR THE MB AND

ONE FOR THE AC. THE INITIALIZING BIT MUST START THE REMOTE

RECEIVER. AFTER THAT THE MB SECTION OF THE MESSAGE MUST BE

SHIFTED INTO ITS SHIFT-REGISTER. AT THIS POINT A DECISION IS

MADE ON THE BASIS OF THE CONTENTS OF MB10 AS TO WHETHER DATA IS

FORTHCOMING. IF MB10 CONTAINS A 0, THEN MB2 WILL NOT BE PRODUCED

AND SO BY THE DISCUSSION OF THE PREVIOUS SECTION NO DATA IS COMING.

IF MB10 IS A 1 HOWEVER, WE MUST SHIFT IN 12 MORE BITS OF DATA.

THE CONTENTS OF THE MB MUST REMAIN UNCHANGED DURING THIS HOWEVER.

THUS DURING THE RECEIPTION OF A MESSAGE WITH DATA, ALTHOUGH 20

CLOCK PULSES ARE REQUIRED TO SHIFT IN THE DATA, ONLY THE FIRST 8

MAY BE APPLIED TO THE MB SECTION. THE END OF THE RECEIPTION OF A
MESSAGE MUST ALSO RESULT IN THE PRODUCTION OF IOF PULSES. A TIMING CHART IS GIVEN BELOW.

<table>
<thead>
<tr>
<th>RECEPTION OF &quot;START OF MESSAGE&quot; CHARACTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
</tr>
<tr>
<td>YES</td>
</tr>
<tr>
<td>NO</td>
</tr>
</tbody>
</table>

TIME IN CLOCK PULSES

CLOCK PULSE ENABLED TO MB SECTION

END OF MESSAGE AND IOF PRODUCED

REMOTE RECEIVER TIMING

THE RECEPTION OF A START OF MESSAGE PULSE SHOULD ACTIVATE THE RECEIVER. THIS IS DONE BY HAVING THE INPUT SET A FLAG BY MEANS OF GATE 5. THE FLAG IN TURN IS USED TO INITIATE THE CLOCK. THE FIRST 3 CLOCK PULSES SHIFT THE START PULSE THROUGH THE MB SECTION AND LEAVE THE ORIGINAL MB SECTION OF THE PDP-3 TRANSmitter UNIT IN THIS MB SECTION. AFTER THE 3RD CLOCK PULSE THE 3 FLIP-FLOP IS SET. BY GATING THE SHIFT PULSES TO THE MB SECTION WITH THE STATE OF THE 3 FLIP-FLOP IN GATES 1 AND 2 WE CAN PROTECT THE CONTENTS OF THE MB FROM BEING MODIFIED BY THE REMAINING SHIFT PULSES. TWO POSSIBLE CONDITIONS EXIST TO END
A message: 3th pulse over and no data, or 20th pulse over.

The two conditions are "ored" in gate 7 and used to clear the flag by means of gate 6. At the same time this clear signal is used to initialize a pulse circuit which, gating with ye 9, 10 and 11 in gate 11, 12 and 13 produce the required IOP pulses. After converting these pulses to DEC standard pulses by means of converters (DEC 512 and 640 modules) proper delay characteristics, as shown in Fig. 2.2-2, are introduced by means of a DEC 300 module. The cleared flag in turn clears the 3 flip-flop and the counter by means of gates 3 and 4.

6.4 Remote Transmitter Unit

The remote transmitter unit must act as an input interface for the remote devices. It is at this point that differences between the original flip-flop interface and the remote interface must be made. Whereas for interrupt-producing devices located at the computer site, their state can be sensed directly, for devices located at the remote site the computer could not do this without using a prohibitively large amount of real time. An alternate system of deciding which remote device is in the state to transmit data to the computer was established. It was decided to transmit the remote device
FIG. 6.4-1
REMOTE TRANSMITTER
CODE ALONG WITH ITS DATA. WITH THIS INCREASE EACH REMOTE DEVICE NOW SEND A TOTAL OF 16 DATA BITS TO THE COMPUTER. REMOTE DEVICES MAY HAVE DATA READY TO BE SENT WHEN THE REMOTE TRANSMITTER IS ALREADY BUSY TRANSMITTING OTHER DATA. THEREFORE A PULSE PRODUCED BY THE REMOTE TRANSMITTER UNIT IS REQUIRED WHEN IT IS FREE AND SERVICE IS REQUIRED BY A REMOTE DEVICE. THUS AN INPUT, CALLED BY ANALOGY TO THE COMPUTER INTERFACE AN "INTERUPT REQUEST INPUT" MUST BE PROVIDED FOR DEVICES TO REQUEST SERVICE FROM THE TRANSMITTER. AN OUTPUT SIGNAL CALLED A "READ PULSE" IS NECESSARY TO READ THE DEVICE'S DATA AND CODE NUMBER INTO THE TRANSMITTER UNIT AS SOON AS IT IS AVAILABLE. THE SHIFT-REGISTER CONSISTS OF 12 STAGES TO HOLD THE DEVICE DATA, 4 STAGES FOR THE DEVICE CODE, AND 2 LEADING STAGES TO PRODUCE A START OF MESSAGE INDICATION AS DISCUSSED PREVIOUSLY.

THE CIRCUIT DESIGN IS RATHER ELEGANT IN THAT IT USES NO OTHER MEMORY ELEMENTS IN THE CONTROL SECTION THAN THOSE REQUIRED BY THE COUNTER. A COMPLETE TRANSMISSION REQUIRES 13 CLOCK PULSES. AFTER THE 13TH CLOCK PULSE THE OUTPUT OF GATE 1 CHANGES STATE. THIS DISABLES THE CLOCK AND STOPS TRANSMISSION. IF AN INTERRUPT REQUEST SIGNAL NOW OCCURS AT THE INPUT TO GATE 4 IT WILL ENABLE THE PULSE CIRCUIT BY MEANS OF GATE 3. IF THE CIRCUIT BUSY HOWEVER AND THE COUNTER NOT AT 13, THE INTERRUPT REQUEST SIGNAL COULD NOT PRODUCE A READ PULSE UNTIL THE TRANSMITTER BECAME IDLE.
THE USER UTILIZES THE READ PULSE TO READ THE DEVICE DATA AND
THE DEVICE CODE INTO THE SHIFT-REGISTER. INTERNALLY, THIS PULSE
INITIALIZES THE LEADING STAGES OF THE SHIFT-REGISTER AND CLEARS
THE COUNTER. THUS THE GATE 1 OUTPUT CHANGES AND ENABLES THE CLOCK.

6.5 PDF-3 RECEIVER UNIT

THIS UNIT RECEIVES FROM THE REMOTE TRANSMITTER A START
OF MESSAGE BIT AND THEN 16 BITS OF DATA. THE START OF MESSAGE
BIT MUST START THE RECEIVER AND THIS IS ACHIEVED BY SETTING A
RUN FLIP-FLOP WITH THE INPUT BY MEANS OF GATE 2. THIS FLIP-FLOP
IN TURN, INITIATES THE CLOCK WHICH SHIFTS DATA INTO THE SHIFT-
REGISTER. AFTER 17 CLOCK PULSES, THE DATA IS FULLY ENTERED AND
THE CLOCK MUST BE STOPPED. GATE 1 STOPS THE CLOCK BY TRIGGERING
THE RUN FLIP-FLOP WHICH HAS A SIGNAL ON ITS CLEAR INPUT. THE
COMPUTER MUST KNOW WHEN THE RECEIVER UNIT HAS DATA TO SUPPLY;
DATA IS AVAILABLE TO THE COMPUTER IMMEDIATELY AFTER THE 17TH
CLOCK PULSE.

PULSES TO READ THE CONTENTS OF THE SHIFT-REGISTER UNDER
PROGRAM CONTROL ARE PRODUCED BY A 183 MODULE AND DEVICE CODE
11 HAS BEEN ALLOCATED TO THIS DEVICE. 1012 WAS USED TO READ THE
REMOTE DEVICE'S DATA INTO THE AC AND 1014 TO READ THE REMOTE
DEVICE CODE INTO THE AC.
FIG. 6.5-1

PDP-8 RECEIVER
A flag flip-flop must be set after the 17th clock pulse to signal the computer that the receiver unit has data available. This flag is set after the 17th clock pulse because the output of gate 1 triggers it and an input is always present at the flip-flop's set terminal. The flag is cleared by means of IOT4, i.e., when the computer has read the data. When the flag is set, it produces a computer interrupt request. The computer can test this unit's status by means of IOT1. The state of the flag and IOT1 are gated together onto the skip input by means of gate 3. The computer receives a pulse on the skip input after producing IOT1 only if the flag is set.

In summary, this subsystem receives serial data and makes it available in parallel form for the computer. When the data is available, it produces an interrupt signal which, by appropriate programming, leads to utilization of the data produced by the remote device.
7. CONCLUSION

THE DESIGN AND CONSTRUCTION OF THE VARIOUS SHIFT REGISTERS WITH THEIR ASSOCIATED READ-IN OR READ-OUT CIRCUITS WAS QUITE STRAIGHTFORWARD. NO PROBLEMS WERE EXPERIENCED WITH THEIR OPERATION. PARTICULARLY GRATIFYING WAS THE FACT THAT THE POWER SUPPLY OFFSET USED TO DIRECTLY CONVERT LOGIC LEVELS AT THE PDP-8 TERMINAL FUNCTIONED FLAWLESSLY. NO NOISE PROBLEMS DUE TO THIS OFFSET HAVE BEEN ENCOUNTERED.

PROBLEMS WERE ENCOUNTERED HOWEVER IN THE LOGIC ASSOCIATED WITH THE COMMUNICATION SYSTEM AS WELL AS WITH THE CLOCKS; THESE WERE MAINLY DUE TO WIRING ERRORS, FREQUENCY INSTABILITY AND PULSE TO PULSE JITTER. THE FINAL CLOCK CIRCUIT DOES OPERATE PROPERLY AT RATES IN THE RANGE FROM 1KHZ TO 2KHZ.

VARIOUS OTHER INTERESTING PROBLEMS OCCURRED. AS AN EXAMPLE, IN THE FIRST TESTS OF THE SYSTEM THE COMPUTER WOULD SOMETIMES GO COMPLETELY OUT OF CONTROL AND DESTROY ALL OPERATING SYSTEMS IN ITS MEMORY. THE CAUSE WAS SIMPLE: AN INTERRUPPED SHORT CIRCUIT TO GROUND ON A WIRE CONNECTED TO THE COMPUTER'S SKIP INPUT. FINDING THE CAUSE WAS NO EASY TASK SINCE THE COMPUTER WAS CONTINUALLY BEING PUT OUT OF ACTION.
TRANSMISSION WAS ATTEMPTED USING TRANSFORMER COUPLING TO THE LINES IN ORDER TO AVOID GROUND LOOPS. THE TRANSFORMERS, HOWEVER, INTRODUCED A CERTAIN AMOUNT OF DISTORTION AND RINGING AT CERTAIN FREQUENCIES. THE FINAL SYSTEM USES D.C. COUPLING TO THE LINES. NO GROUND LOOP PROBLEMS HAVE BEEN EXPERIENCED.

THE BELL TELEPHONE COMPANY OF CANADA WOULD NOT ALLOW US TO USE THEIR LINES UNLESS WE USED AN A.C. CARRIER SYSTEM SUCH AS THE ONE THEY NORMALLY RENT FOR DATA TRANSMISSION. THAT BEING AGAINST THE SPIRIT OF THIS THESIS, PRIVATE LINES, ELECTRICALLY SIMILAR TO STANDARD AUTONOMOUS TELEPHONE LINES WERE SET UP. THE DISTANCE BETWEEN THE COMPUTER AND THE REMOTE TERMINAL IS ABOUT 125 METERS.

THOUGH INITIALLY DESIGNED TO FUNCTION AT A CLOCK RATE OF 1KHZ, THE SYSTEM WAS FOUND TO FUNCTION JUST AS WELL AT 2KHZ, THE MAXIMUM FREQUENCY OF THE CLOCKS USED.
IT WAS FELT THAT THE SYSTEM COULD OPERATE AT A CLOCK RATE OF 10KHZ OVER THE EXISTING LINES WITH NEW CLOCKS DESIGNED SPECIFICALLY FOR THAT FREQUENCY. WITH THE USE OF PROPERLY MATCHED COAXIAL CABLES AND FAST CLOCKS, THE SYSTEM COULD BE EXPECTED TO FUNCTION AT MUCH HIGHER SPEEDS.
APPENDIX

A-1 PDF-8 INSTRUCTIONS


AND Y 0 LOGICAL AND Y WITH CONTENTS OF AC. LEAVE RESULT IN AC.

TAD Y 1 TWO'S COMPLEMENT ADD THE CONTENTS OF Y WITH THOSE OF AC. RESULT IN AC.

ISZ Y 2 INCREMENT LOCATION Y. SKIP NEXT INSTRUCTION IF RESULT 0.

DCA Y 3 DEPOSIT CONTENTS OF AC AT Y AND CLEAR AC.

JHS Y 4 CONTENTS OF PC DEPOSITED AT Y NEXT INSTRUCTION TAKEN FROM Y PLUS 1.

JMP Y 5 NEXT INSTRUCTION TAKEN FROM LOCATION Y.

OPERATION CODE 6 IS USED FOR INPUT - OUTPUT INSTRUCTIONS
AND OPERATIONS CODE 7 FOR OTHER INSTRUCTIONS SUCH AS:

ALT 7402 HALT

CLA 7260 CLEAR AC.

CJA 7040 COMPLEMENT AC.

IAC 7601 INCREMENT AC.
A.2 SYSTEM PICTURES
FIG. A. 2-1
VARIABLE CLOCK
1 TO 2 KHZ

FIG. A. 2-2
11 BIT SHIFT REGISTER
A.3 INTEGRATED CIRCUIT MODULES

THE MDTL I.C.'S USED WERE EITHER POSITIVE LEVEL NAND
GATES OR FLIP-FLOPS. THE CONFIGURATION FOR ONE 2-INPUT NAND
GATE IS GIVEN BELOW. 1

\[ \text{Diagram of circuit} \]

1/4 MG 846F  FIG. A.3-1

IN THE ABOVE CIRCUIT, IF BOTH A AND B ARE CONNECTED
TO A POSITIVE LOGIC VOLTAGE OR LEFT UNCONNECTED, THEN THE
TRANSISTORS CONDUCT AND THE OUTPUT VOLTAGE IS NEAR THE NEGATIVE
OF THE I.C. SUPPLY. IF EITHER INPUT IS CONNECTED TO THE NEGATIVE
OUTPUT IS AT A HIGH VOLTAGE. INPUT AND OUTPUT CIRCUITRY
FOR FLIP-FLOPS ARE SIMILAR TO THE ABOVE.

1- SEMICONDUCTOR DATA BOOK, MOTOROLA SEMICONDUCTOR PRODUCTS
   INC., 1966, P. 13-180
THE CIRCUIT OF FIG. A.3-1 IS REPRESENTED IN FIG. A.3-2.

NAND GATE FIG. A.3-2

THE DIFFERENT NAND GATE MODULES USED ARE GIVEN BELOW.

MC 830P
DUAL 4-INPUT GATE

MC 832P
DUAL BUFFER

MC 846P
4 2-INPUT GATES

MC 862P
TRIPLE 3-INPUT GATE

FIG. A.3-3

NOTES:
1. POWER SUPPLY 5V ±7–5%. POSITIVE TO PIN 14, NEG. TO 7.
2. NUMBER AT END OF TERMINALS INDICATES LOADING UNITS.
3. UNIT LOAD: -1.4 MA.
THE FLIP-FLOP MODULE USED IS SHOWN BELOW.

FIG. A.3-4
MC 848P Clocked Flip-Flop

NOTES: 1. PINS 3, 4, 11 & 12 ARE TRIGGERED INPUTS.
2. DIRECT CLEAR INPUT ON PIN 5 AND DIRECT SET ON PIN 10 HAVE PRECEDENCE OVER TRIGGERED INPUTS.

USING THE FOLLOWING NOTATION

\[
\alpha(i) = \begin{cases} 
1 & \text{WHEN PIN 1 IS HIGH} \\
0 & \text{WHEN PIN 1 IS LOW}
\end{cases}
\]

AND

\[
1 = \begin{cases} 
1 & \text{WHEN PIN 2 GOES FROM HIGH TO LOW} \\
0 & \text{OTHERWISE}
\end{cases}
\]

THE SET (S) AND CLEAR (C) FUNCTIONS ARE:
\[ S = \lambda(10) + \lambda(3) \cdot \lambda(4) \cdot I \]

\[ C = \lambda(5) + \lambda(11) \cdot \lambda(12) \cdot I \]

From the above we see that a low voltage on pin 10 sets the flip-flop and a low voltage on pin 5 clears the flip-flop. The above are said to be asynchronous inputs since they function independently of the trigger.
SHIFT REGISTER FIG. A-4-1

FIG. A-4-2
READ-IN CIRCUIT FROM PDF-8 TO SHIFT-REGISTER (1 BIT)
FIG. A-4-3
READ-OUT CIRCUIT FROM SHIFT-REGISTER
TO PDP -8 (AC)

FIG. A-4-4
INPUT CIRCUIT FROM REMOTE INTERFACE TO SHIFT-REGISTER
FIG. A. 4-5
BINARY UP-COUNTER

NOTE: SHIFT-REGISTER CONNECTIONS NOT SHOWN IN
FIG. A. 4-2 TO FIG. A. 4-5 INCLUSIVELY.
STANDARD 1 MICROSEC PULSES

FIG. A-4-6
PULSE CIRCUIT
A.5 FURTHER SYMBOLS

The shift registers used are all made up of stages interconnected as shown in Fig. A.5-1 and having associated with each stage a circuit to read into or from the shift register.

![Diagram of shift register and read circuits](image)

**Fig. A.5-1**

The above shows a shift register with read gates which use a common read pulse. Each individual flip-flop in the shift register has asynchronous set and clear inputs.
Connections to one of these inputs on a flip-flop may be presented by

\[ S \quad \text{OR} \quad C \]

where \( S \) stands for set and \( C \) stands for clear.

It is possible to further simplify the previous representation of a shift register to yield Fig. A.5-2.

\[ \begin{array}{c}
\text{A} \\
\downarrow \\
\text{S} \\
\downarrow \\
\text{C}
\end{array} \]

Fig. A.5-2

The above is a 9 bit shift register. Shift direction is from left to right. Pulse A represents the read pulse common to all stages of the shift register. Pulse B is a set signal for the second stage from the right and pulse C is a clear pulse to the final stage.

Symbolically, a counter as shown in Fig. A.4-5 may be represented by the Fig. A.5-3.
THE PULSE CIRCUIT OF FIG. A. 4 - 6 MAY BE REPRESENTED BY FIG. A. 5 - 4.

THE VARIOUS CIRCUIT REPRESENTATIONS GIVEN ABOVE ARE USED IN THE FINAL DESIGN PRESENTATION FOR BOTH GRAPHICAL AND EXPLANATORY EASE.